


NOTE: SEE DRAWING 5



SCHEMATIC, CPU & BUS, S01

SCALE:	APPROVED BY:	DRAWN BY LITO
DATE: 6-21-76	ROBERT M. MARSH	REVISED 9-23-76
PROCESSOR TECHNOLOGY		DRAWING NUMBER
REV. D		1