Ground	0
+5VDC	0
-12 VDC	0
+12 VDC	0
-12 VDC	0
+5 VDC	0
Ground	0

S-100 Bus Definitions

PIN	CVMDOT	NAME	FINCTION
NUMBER 1	SYMBOL +8V		FUNCTION egulated voltage on bus, supplied PC boards and regulated to 5V
			plied by Sol-20 supply
2	-16V	-16 Volts Pos:	itive unregulated voltage supplied by -20 power supply
3	XRDY	EXTERNAL READY Ext	ernal ready input to CPU ready
4	VIO	Vectored Interrupt Line #0	cuitry
5	VII	Vectored Interrupt Line #1	
6	VI2	Vectored Interrupt Line #2	
7	VI3	Vectored Interrupt Line #3	
8	VI4	Vectored Interrupt Line #4	
9	VI5	Vectored Interrupt Line #5	
10	VI6	Vectored Interrupt Line #6	emen lamult on man
11	VI7	Vectored Interrupt Line #7	
12 13	XRDY2	EXTERNAL READY #2	not used by Sol-PC
to 17	TO BE DEF	INED	
18	STAT DSB	STATUS DISABLE	-Allows the buffers for the 8 status lines to be tri-stated
19	C/C DSB	COMMAND/CONTROL DISABLE	-Allows the buffers for the 6 output command/control lines to be tri-stated
20	UNPROT	UNPROTECT	- not used by Sol-PC electronics
21	SS	SINGLE STEP	- not used by Sol-PC
22	ADD DSB	ADDRESS DISABLE	-Allows the buffers for the 16 address lines to be tri-stated
23	DO DSB	DATA OUT DISABLE	-Allows the buffers for the 8 data output lines to be tri-stated
24	Ø2	PHASE 2 CLOCK)
25	Ø1	PHASE 1 CLOCK	
26	PHLDA	HOLD ACKNOWLEDGE	Processor command/control output signal that appears in response to

Processor command/control output signal that appears in response to the HOLD signal; indicates that the data and address bus will go to the high impedance state and processor will enter HOLD state after completion of the current machine cycle.