## S-100 Bus Definitions-continued

DIN			
PIN NUMBER	SYMBOL	NAME	FUNCTION
27	PWAIT	THE RESERVE OF THE PERSON NAMED IN COLUMN TWO IS NOT THE PERSON NAMED IN COLUMN TWO IS NAME	rocessor command/control signal that
			ppears in response to the HOLD signal;
			ndicates that the data and address bus
			ill go to the high impedance state and
			rocessor will enter HOLD state after
			ompletion of the current machine cycle
28	PINTE		rocessor command/control output signal;
		ENABLE	ndicates interrupts are enabled, as
		d	etermined by the contents of the CPU
			nternal interrupt flip-flop. When the
			lip-flop is set (Enable Interrupt
			nstruction), interrupts are accepted by
			he CPU; when it is reset (Disable
			nterrupt instruction), interrupts are
29	AE		nhibited.
30	A5 A4	Address Line #5	
31	A3	Address Line #4	
32	A15	Address Line #15	(MSB)
33	A12	Address Line #12	
34	A9	Address Line #9	
35	DIO1	Data In/Out line	#1 same as pin 94
36	DIOØ	Data In/Out line	
37	A10	Address Line #10	
38	DIO4	Data In/Out Line	
39	DIO5	Data In/Out Line	
40	DIO6	Data In/Out Line	
41	DIO2	Data In/Out Line	
42	DIO3	Data In/Out Line	
43	DIO7	Data In/Out Line	
44	SM1	MACHINE CYCLE 1	-Status output signal that indicates
			that the processor is in the fetch
			cycle for the first byte of an
45	SOUT	OUTPUT	instruction -Status output signal that indicates
43	5001	001101	the address bus contains the address
			of an output device and the data bus
	11 121938 V		will contain the ouput data when PWR
	30334 .035		is active
46	SINP	INPUT	-Status output signal that indicates
	1.		the address bus contains the address
			of an input device and the input data
		Trocesses com	should be placed on the data bus when
		while activat	PDBIN is active
47	SMEMR	MEMORY READ	-Status output signal that indicates
		i mettoenjami i	the data bus will be used to read
tuque 1	erinos beso	mou to see on the by	memory data
48	SHLTA	HALT ACKNOWLEDGE	- Status output signal that acknowledges
10	OT O OTT	OT OCH CHARACTER	a HALT instruction
49	CLOCK	CLOCK	- Inverted output of the 02 CLOCK
50 51	GND +8V	GROUND	Unwaculated input to 5 1t
31	TOV	+8 Volts	Unregulators supplied by Sol-20
			regulators supplied by Sol-20 power supply
52	-16V	-16 Volts	Negative unregulated voltage supplied
A PARTY OF THE PAR		10 10100	by Sol-20 power supply
			-/ [