
Z80,000TM **CPU**

Preliminary Technical Manual

September 1984



Z80,000™ CPU Preliminary Technical Manual



Copyright 1984 by Zilog, Inc. All rights reserved. No part of this publication may be reproduced without the written permission of Zilog, Inc.
The information in this publication is subject to change without notice.

Table of Contents

Chap	pter 1. Z80,000 CPU Overview]
1.1	Introduction	1-1
1.2	Architecture	1-1
	1.2.1 Registers	1-1
	1.2.2 Address Spaces	1-1
	1.2.3 Memory Management	1-2
	1.2.4 Addressing Modes	1-3
	1.2.5 Instruction Set	1-3
	1.2.6 Normal and System Modes of Operation	1-3
	1.2.7 Exceptions	1-3
		1-2
1.3	The state of the s	1-4
1.4		1-4
1.5		1-4
1.6		1-5
1.7	Z8000 Compatibility	1-6
1.8	Summary	1-6
Chap	oter 2. Data Formats and Registers	2
2.1	Introduction	2-1
2.2		2-1
2.3		2-1
2.4		2-2
2.5	Special-Purpose Control Registers	2-3
	2.5.1 Program Status Area Pointer (PSAP)	2-3
	2.5.2 Normal Stack Pointer (NSP)	2-3
	2.5.3 Translation Table Descriptor Registers	2-4
	2.5.4 Overflow Stack Pointer (OSP)	2-4
	2.5.6 System Configuration Control Longword (SCCL)	2-4
	2.7.0 System configuration control Longword (SccL)	2-4
2.6	Reserved Control Bits	2-4
Chap	oter 3. Address Representation and Modes of Operation	3
3.1	Introduction	3-1
3.2		3-1
3.3		3-2
unap	iter 4. Address Spaces and Memory Management	4
4.1	Introduction	4-1
4.2	Allera Communication of the Co	4-1
		-
	4.2.1 Logical Memory Address Spaces	4–1
	4 0 0 1 - 1 3 7 /0 4 11 -	4-3
	4 A 7 BY 1 1 1 1 1 A	4-3

Table of Contents (Continued)

4.3	Memory	Managemer	t 4-3	4
	4.3.1	Address I	ranslation	
			he TLB 4-5	
		4721	Translation Table Descriptor Registers 4-6	
			Level-1 Table Entries	
			Level-2 Table Entries	
		4.3.2.4	Page Table Entries	
	4.3.3	Access Pr	rotection	
			ranslation Algorithm	
			Translation Exceptions	
			anagement Instructions	
Chap	ter 5.	Addressin	Modes and Address Calculations	5
				J
5.1				
5.2	Addres	s Calcula	tions	
			Address Calculations	
			dologo daladiación v v v v v v v v v v v v v v v v v v v	
			Addition delicated to the term of the term	
	5.2.3	Linear A	ddress Calculations	
5.3	Addres	sing Mode	Descriptions	
	5.3.1	Compact 1	Mode Descriptions and Examples 5-4	
		5,3,1,1	Register (R)	
			Immediate (IM)	
			Indirect Register (IR)	
			Direct Address (DA)	
			Index (X)	
			Base Address (BA)	
			Base Index (BX)	
			Relative Address (RA) 5-7	
			Relative Index (RX)	
	5.3.2	Segmente	d and Linear Mode Descriptions and Examples 5–7	
		5,3,2,1	Register (R)	
		5.3.2.2		
		5.3.2.3		
		5.3.2.4		
		5.3.2.5		
			Base Address (BA)	
		5.3.2.7		
		5.3.2.8		
		5.3.2.9	Relative Index (RX)	
5.4	Extend	ded Addres	sing Modes 5-15	

Chap	oter 6. Instruction Set	6
6.1	Introduction	6-1
6.2	Functional Summary	6-1
	6.2.1 Load and Exchange Instructions	6–1
	6.2.2 Arithmetic Instructions	6–2
	6.2.3 Logical Instructions	6-3
	6.2.4 Program Control Instructions	6-4
	6.2.5 Bit Manipulation Instructions	6–5
	6.2.6 Bit Field Instructions	6–5
	6.2.7 Rotate and Shift Instructions	6-6
	6.2.8 Block Transfer and String Manipulation Instructions	6–7
	6.2.9 Input/Output Instructions	6-8
	6.2.10 CPU Control Instructions	6-8
	6.2.11 Extended Instructions	6-9
6.3	Flags and Condition Codes	6-9
6.4		6-10
	6.4.1 Assembler Language Syntax	6–11
	6.4.2 Instruction Format	6–12
	6.4.3 Extended Addressing Modes	6-13
	6.4.3.1 Compact Mode	6–13
	6.4.3.2 Segmented or Linear Mode	6–13
	6.4.4 Unimplemented Instruction Encodings	6-15
6.5	Z80,000 Instruction Descriptions and Formats	6–16
	EPA Instruction Templates	6-209
Спер	oter 7. Instruction Execution and Exceptions	7
7.1	Introduction	7 –1
7.2		7–1
7.3	Instruction Execution	7–2
	7.3.1 Instruction Ending	7–2
	7.3.2 Effects of the Pipeline on Execution	7-3
	•	
7.4	Exceptions	7–3
	7.4.1 Reset	7–3
	7.4.2 Bus Error	7–4
	7.4.3 Interrupts	7-4
	7.4.4 Traps	7-4
	7.4.4.1 Extended Instruction Trap	7-4
	7.4.4.2 Privileged Instruction Trap	7-4
	7.4.4.3 System Call Trap	7–4

Table of Contents (Continued)

		7.4.4.4 Address Translation Trap
		7.4.4.5 Breakpoint Trap
		7.4.4.6 Integer Arithmetic Error Trap
		7.4.4.7 Conditional Trap
		7.4.4.8 Unimplemented Instruction Trap
		7.4.4.9 Odd PC Trap
		7.4.4.10 Trace Trap
	7.4.5	Changing Program Status
	7.4.6	Exception Handlers
	7.4.7	Priority of Exceptions
Chaol	ter 8.	External Interface
•		External Tuterlace
8.1	Introd	uction
8.2	Bus Op	erations
8.3	Multip	rocessor Configurations
8.4	Cache	
8.5	Pin Fu	nctions
8.6	Hardwa	re Interface Control Register 8-5
8.7	Bus Ti	ming
8.8		ansactions
	8.8.1	Response
	8.8.2	CPU-Memory Transactions
		8.8.2.1 Single Memory Read and Write Transactions 8-8
		8.8.2.2 Burst Memory Read and Write Transactions 8-10
		8.8.2.3 Interlocked Memory Transactions 8-11
	8.8.3	Input/Output Transactions8-12
	8.8.4	EPU Transactions 8-13
		8.8.4.1 CPUL-FPU Instruction Transactions
		8.8.4.3 EPU-Memory Transactions 8-18
	8.8.5	Interrupt Request and Acknowledge 8-20
	8.8.6	Internal Operation and Halt Transactions 8-21
	8.8.7	Bus Retry
	8.8.8	•
		equest and Acknowledge
8.10	Reset	
Арре	ndix A	, Z8000 Compatibility
Appe	ndix B	. Memory-Mapped I/O
Арре	ndix C	. Cache Control and Memory Transactions
Арре	endix D	, Programmer's Quick Reference Guide

Append	ix E.	Timing Formulae for Performance Evaluation E-1
Glossa	ry .	
Index		
List o	f Illu	strations
Figure	1-1.	Memory Mapping
Figure	1-2.	Functional Block Diagram
Figure		Data Formats
Figure		General-Purpose Registers
Figure	2-3.	Program Status Registers
Figure	2-4.	Special-Purpose Control Registers
Figure	3-1.	Address Representation
Figure	4-1.	Address Spaces
Figure	4-2.	Logical Memory Addresses in Compact Mode 4-2
Figure	4-3.	Memory Address Space in Segmented Mode 4-2
Figure		Bytes, Words, and Longwords in Memory 4-3
Figure		Address Translation Using the TLB 4-4
Figure		Logical Address Partition for Address Translation 4-5
Figure		Automatic Loading of the TLB Using Tables in Memory 4-5
Figure		Translation Table Descriptor
Figure		Translation Table Base Address
_		Table Entry Formats
		Address Translation Trap Identifier Word
riguio	4-11.	Addition 11th Identifies wild 4-10
Figure	5-1.	Addressing Modes
Figure	5-2.	Segmented Addresses
Figure	6-1.	Bit Field
Figure	7-1.	Operating States
Figure	7-2.	Program Status Saved on System Stack
Figure	7-3.	Program Status Area
Figure	7-4.	Program Status Saved on Overflow Stack
Figure	7-5.	Exception Priority Flowchart
Figure	8-1.	System Configuration 8-1
Figure	8-2.	Multiprocessor Configurations 8-2
Figure	8-3.	Z80,000 Pin Functions
Figure	8-4.	Hardware Interface Control Register 8-5
Figure		Example of Memory Read Timing Showing Different
-		Bus Scale Factors
Figure	8-6.	Single Memory Read Timing 8-8
Figure	8-7.	Single Memory Read Timing (One Wait State) 8-9
Figure	8-8.	Single Memory Write Timing 8-10
Figure	8-9.	Burst Transfer Protocol 8-11

Table of Contents (Continued)

Figure	8-10.	Burst Memory Read Timing (One Wait State) 8-12
		Burst Memory Write Timing 8-13
Figure	8-12.	I/O Read Timing
Figure	8-13.	EPA Instruction Processing 8-15
Figure	8-14.	CPU-EPU Instruction Transfer Timing 8-16
		CPU-EPU Data Read Timing 8-17
		CPU-EPU Data Write Timing 8-18
Figure	8-17.	EPU-Memory Single Write Timing 8-19
Figure	8-18.	Interrupt Response/Acknowledge Timing 8-20
		Internal Operation and Halt Timing 8-21
Figure	8-20.	Bus Error Identifier Word
Figure	8-21.	Local Bus Request Acknowledge Timing 8-22
Figure	8-22.	Global Bus Request Timing 8-23
Figure	8-23.	State Diagram for CPU Bus Request Protocol 8-24
Figure	8-24.	Reset Timing
Figure	C-1.	Cache Organization
Figure	E-1.	Functional Block Diagram E-1
Figure	E-2.	Instruction Pipeline

Chapter 1. Z80,000 CPU Overview

1.1 INTRODUCTION

The Z80,000 CPU is an advanced 32-bit microprocessor that integrates the architecture of a mainframe computer into a single chip. A subset of the Z80,000 architecture was originally implemented in a 16-bit version, the Z8000™ microprocessor. The Z80,000 bus structure permits the use of Z8000 family peripherals, such as the Z8030 SCC and Z8036 CIO. While maintaining compatibility with Z8000 family software and hardware, the Z80,000 CPU offers greater power and flexibility in both its architecture and interface capability. Operating systems and compilers are easily developed in the Z80,000 CPU's sophisticated environment, and the hardware interface provides for connection in a wide variety of system configurations.

Memory management is integrated in the CPU, providing access to more than 4 billion bytes of logical address space without external support components. The Z80,000 CPU also includes a cache memory, which complements the pipelined design to achieve high performance with moderate memory speeds.

This chapter presents an overview of the features of the Z80,000 CPU that offer extraordinary flexibility to microprocessor system designers in tailoring the power of the CPU to their specialized applications. The chapters that follow describe these features in detail.

1.2 ARCHITECTURE

The CPU features a general-purpose register file with sixteen 32-bit registers. The instruction set offers a regular combination of nine general addressing modes with operations on numerous data types, including bits, bit fields, bytes (8 bits), words (16 bits), longwords (32 bits), and variable-length strings. The memory management, exception handling, and system and normal mode features support the development of reliable software systems.

1.2.1 Registers

The Z80,000 CPU includes sixteen 32-bit general-purpose registers. The registers can be used as data accumulators, index values, or memory pointers. Two of the registers, the Frame Pointer and Stack Pointer, are used for procedure linkage with the Call, Enter, Exit, and Return instructions.

The Z80,000 registers also include the 32-bit Program Counter and 16-bit Flag and Control Word. These two registers, together called the Program Status, are automatically saved during trap and interrupt processing. Nine other special-purpose registers are used for memory management, system configuration, and other CPU control.

1.2.2 Address Spaces

The CPU uses 32-bit logical addresses, permitting direct access to 4G bytes of memory. The logical addresses are translated by the memory management mechanism to the physical addresses used to access memory and peripherals.

The CPU supports three modes of address representation--compact, segmented, and linear--selected by two control bits in the Flag and Control Word register. Applications with an address space smaller than 64K bytes can take advantage of the dense code and efficient use of base registers with the 16-bit compact addresses. Although programs executing in compact mode can only manipulate 16-bit addresses, the logical address is extended to 32 bits by concatenating the 16 most-significant bits of the Program Counter register. Compact mode is equivalent to the Z8000 non-segmented mode.

Segmented mode supports two segment sizes--64K bytes and 16M bytes. Up to 32,768 of the small segments and 128 of the large segments are available. In segmented mode, address calculations do not affect the segment number, only the offset

within the segment. Allocating individual objects such as program modules, stacks, or large data structures to separate segments allows applications to benefit from the logical structure of a segmented memory space.

The 32-bit addresses in linear mode provide uniform and unstructured access to 4G bytes of memory. Some applications benefit from the flexibility of linear addressing by allocating objects to arbitrary positions in the address space.

1.2.3 Memory Management

Memory management provides two valuable functions—address translation and access protection. Access protection ensures that proprietary portions of memory, or those portions concerned with operating system functions, are protected from tampering. Address translation, the process of mapping a program's logical addresses to the physical addresses used to access memory, streamlines system performance, since the operating system can relocate programs in memory, free from rigid constraints. By integrating memory management with the processor in a single chip, the Z80,000 CPU reduces parts—count and improves memory access time.

Another memory management function, demand-paged virtual memory, allows programs to execute even when only a portion of their memory requirements is available in primary storage. The rest of the program can be stored in secondary storage, typically on disk. Thus, virtual memory improves a

system's cost/performance by permitting programs to execute with varying amounts of memory.

The CPU implements a paged translation mechanism similar to that of most mainframe and super-minicomputers. The operating system creates translation tables in memory, then loads pointers to the tables in control registers. The CPU automatically refers to the tables to perform address translation and access protection.

To manage the large logical address space, the translation scheme divides it into fixed-size, 1K-byte pages. Similarly, the physical address space is divided into fixed-size frames, also 1K-bytes each. The memory management mechanism maps a logical page to an arbitrary physical frame (Figure 1-1). Since both the pages and frames are of fixed and equal size, the operating system's memory allocation problem is simplified.

The CPU implements a Translation Lookaside Buffer (ILB) to store the information needed to translate the sixteen most recently used pages. When the information needed to translate a page is missing from the ILB, the CPU automatically translates the address using the tables in memory, and then loads the information into the ILB.

The memory management mechanism can be used to map logical memory addresses to physical I/O addresses. The use of memory-mapped I/O permits protected access by application programs to selected peripheral devices.




Figure 1-1. Memory Mapping

1–2

1.2.4 Addressing Modes

The CPU locates operands (the data manipulated by instructions) in registers, memory, peripheral ports, or in the instruction. The location of an operand is specified by one of nine general addressing modes: Register, Immediate, Indirect Register, Direct Address, Index, Base Address, Base Index, Relative Address, and Relative Index. Instruction formats provide compact encodings for the most frequently used addressing modes.

1.2.5 Instruction Set

The Z80,000 CPU supports operations on nine data types: bit, bit field, signed integer, unsigned integer, logical value, address, packed BCD integer, stack, and string. Integer and logical values can be byte, word, or longword in size. In addition, floating-point operations are implemented through the Extended Processing Architecture (EPA) facility by a coprocessor (Z8070 Arithmetic Processing Unit) or by software emulation.

Several instructions are provided for important control structures. Conditional branches and jumps support "if-then", "while", and "repeat" constructions. The Decrement and Branch if Non-Zero instruction can be used for loop control. Call, Enter, Exit, and Return instructions perform procedure linkage.

The regular combination of addressing modes, operations, and data types offers a powerful instruction set that is well-suited for compilation of high-level languages such as C, Pascal, and Ada.

1.2.6 Normal and System Modes of Operation

The CPU has two modes of operation--normal and system--used to isolate application programs from sensitive portions of the operating system. The mode is selected by a bit in the Flag and Control Word register.

Only programs in system mode are privileged to execute I/O instructions and access control registers. The memory management mechanism allows system mode programs to access regions of memory protected from normal mode access. Further protection is provided with separate stacks for system and normal modes. Application programs use the

System Call instruction and trap to request services from the operating system.

1.2.7 Exceptions

Exceptions are conditions or events that disrupt the usual sequence of instructions. The Z80,000 CPU supports four types of exceptions: reset, bus error, interrupts, and traps. A reset exception initializes the CPU state in response to an external request, typically part of a power-on sequence. A bus error exception occurs when external hardware indicates an irrecoverable error, such as an uncorrectable memory error, on a bus transaction. An interrupt is an asynchronous event signalled externally, typically when a peripheral device needs attention. A trap is a condition detected by the CPU synchronously with execution of an instruction.

When an exception occurs, the CPU saves the Program Status registers of the executing process on the system stack. Then new values for the Program Status registers are read from a table in memory (Program Status Area), thus passing control to an exception handler.

The CPU provides a flexible interrupt structure that includes three types of interrupts: nonmaskable, vectored, and nonvectored. The nonmaskable interrupt, which is of highest priority, is typically reserved for the most critical requirements, such as sudden power failure. Both vectored and nonvectored interrupts can be separately masked by bits in the Flag and Control Word register. Vectored interrupts allow the CPU to branch to a specific exception handler selected by a code read from the peripheral. Nonvectored interrupts use a common exception handler.

The CPU recognizes several trap conditions, all of which can be used to improve software reliability. The System Call trap provides controlled access for application programs to operating system functions. Traps for integer overflow, subrange out of bounds, and subscript out of bounds catch common run-time errors. The Address Translation trap allows the operating system to implement access protection and virtual memory. Traps for breakpoint and single instruction tracing are used during software development. The Conditional Trap instruction is used for software definition of exception conditions not recognized by the CPU hardware.

1.3 EXTENDED PROCESSING ARCHITECTURE

The Extended Processing Architecture (EPA) facility allows the operations defined in the Z80,000 CPU architecture to be extended by software or hardware. For example, floating-point operations are supported by the Z8070 Arithmetic Processing Unit (APU) or by a software package that emulates the APU.

When the CPU encounters an EPA instruction, it checks a control bit in the Flag and Control Word register to determine whether the EPA facility is enabled. If disabled, the CPU traps for software emulation of the instruction. If enabled, the CPU sends the instruction across the external interface to an Extended Processing Unit (EPU). The CPU then transfers the operands for the instruction to the EPU.

The data processing operations performed by the EPU are transparent to the CPU. In general, the EPU executes complex operations such as floating-point arithmetic, decimal arithmetic, or signal processing with special-purpose hardware.

1.4 CACHE

The Z80,000 CPU contains an on-chip cache buffer to store copies of memory locations that were recently referred to. Most memory references are either to a location that was referred to recently (temporal locality) or to a nearby location (spatial locality). Therefore, on most memory fetches the CPU is able to find the required data in the cache (a hit), thus avoiding a slower access to external memory. When the required data is missing from the cache (a miss), the CPU fetches the data from external memory and loads a copy into the cache. The fetched data replaces the least recently used data in the cache.

The cache provides significant cost/performance advantages by allowing the CPU to execute instruc-

tions at a faster rate than permitted by external memory alone. The cache can be separately enabled to store both instructions and data. The effectiveness of the cache is enhanced by storing data along with instructions, but an application can cache instructions only. Cache replacement on a miss can also be inhibited. This option can be used to lock desired locations into the cache for fast, on-chip access.

1.5 EXTERNAL INTERFACE

The Z80,000 CPU offers a number of features for interfacing to systems that span a wide range of cost/performance requirements. The Hardware Interface Control Register (HICR) specifies certain characteristics of the hardware configuration surrounding the CPU, including bus speed, memory data path width, and number of automatic wait states.

The system designer can fine-tune performance by selecting not only the CPU clock rate and bus speed (1/2 or 1/4 the CPU clock), but also the access time and data path width for the memory. For two independent regions of memory the CPU can be programmed for both the number of wait states automatically inserted, and whether the data path is 16 or 32 bits wide. With these options, a system can easily accommodate a slow, 16-bit-wide bootstrap read-only memory (ROM) in one region and fast, 32-bit-wide random access memory (RAM) in the other. Furthermore, the CPU supports an optional burst transfer of several memory words from consecutive locations. Burst transfers can increase memory bandwidth for interleaved and "nibble-mode" memory systems.

The CPU provides support for four types of multiprocessor configurations: coprocessor, slave processor, tightly-coupled multiple CPUs, and loosely-coupled multiple CPUs. Coprocessors, such as the Z8070 Arithmetic Processing Unit, work synchronously with the CPU to execute a single instruction stream using the Extended Processing Architecture facility. Slave processors, such as the Z8016 DMA Transfer Controller, perform dedicated functions asynchronously to the CPU. Tightly-coupled multiple CPUs execute independent instruction streams and generally communicate through shared memory on a common bus. Two separate bus request protocols support slave processing and tightly-coupled multiprocessors. Loosely-coupled multiple CPUs generally communicate through a multi-ported peripheral, such as the Z8038 FIFO I/O Interface Unit, using the interrupt and I/O facilities of the Z80,000 CPU.

1.6 CPU INTERNAL ORGANIZATION

Figure 1-2 shows a block diagram of the Z80,000 CPU internal organization, including the following major functional units and data paths:

- The external interface logic controls transactions on the bus. Addresses and data from the internal memory bus are transmitted through the interface to the Z-BUS. The Z-BUS is a time-multiplexed, address/data bus that connects the components of a microprocessor system.
- The cache stores copies of instruction and data memory locations. Instructions are read from the cache on the instruction bus. Data is read from or written to the cache on the memory bus.
- The Translation Lookaside Buffer (TLB) translates logical addresses calculated by the address arithmetic unit to physical addresses used to access the cache.
- The address arithmetic unit performs all address calculations. This unit has a path to the register file for reading base and index

registers and another path to the instruction bus for reading displacements and direct addresses. The result of the address calculation is transmitted to the TLB.

- The register file contains the sixteen generalpurpose longword registers, Program Status registers, special-purpose control registers, and several registers used to store values temporarily during instruction execution. The register file has one path to the address arithmetic unit and two paths to the execution arithmetic and logic unit.
- The execution arithmetic and logical unit calculates the results of instruction execution, such as add, exclusive-or, and simple load. This unit has two paths to the register file on which two operands can be read simultaneously or one can be written. One of the paths to the register file is multiplexed with a path from the memory bus.
- The instruction decode and control unit decodes instructions and controls the operation of the other functional units. This unit has a path from the instruction bus and two programmable logic arrays for separate microcoded control of the two arithmetic units. This unit also controls the exception handling and loading of the TLB.

All of the functional units and data paths listed above are 32 bits wide.

The operation of the CPU is highly pipelined so that several instructions are simultaneously in different stages of execution. Thus, the functional units effectively operate in parallel with one instruction being fetched while an address is calculated for another instruction and results are stored for a third instruction.




Figure 1-2. Functional Block Diagram

1.7 Z8000 COMPATIBILITY

The Z80,000 CPU's instruction set encoding allows it to directly execute Z8000 family software such as compilers and the ZRTS™ real-time operating system. Z8000 programs must not use the Z8000 privileged instructions, address, and control field encodings if they are to execute correctly on the Z80,000 CPU, since the Z80,000 CPU uses many of these reserved encodings to extend the register file, address range, and instruction functionality.

1.8 SUMMARY

The Z80,000 CPU meets and surpasses the requirements of medium and high-end microprocessor systems. Software program development is easily accomplished with the CPU's sophisticated architecture. The highly-pipelined design, on-chip cache, and external interface support systems ranging from dedicated controllers to mainframe computers.

1-6 8225-001

Chapter 2. Data Formats and Registers

2.1 INTRODUCTION

The Z80,000 CPU manipulates data located in registers, memory, and peripherals. The Z80,000 register repertoire consists of the general-purpose register file, the Program Counter, the Flag and Control Word, and nine special-purpose control registers. This chapter describes the format for data and the use of registers. Chapter 4 describes the use of memory and peripherals.

2.2 DATA FORMATS

The CPU manipulates bits, bytes (8 bits), words (16 bits), longwords (32 bits), and quadwords (64 bits) of data. Within a byte, word, longword, or quadword, the bits are numbered from right to left, from least to most significant (Figure 2-1). This is consistent with the convention that bit n corresponds to position $2^{\rm n}$ in the representation of binary numbers. (However, the bit numbering for bit field data, described in Section 6.2.6, is in the opposite direction from Figure 2-1.)




Figure 2-1. Data Formats

2.3 GENERAL-PURPOSE REGISTER FILE

The general-purpose register file contains 64 bytes of storage (Figure 2-2). The first 16 bytes (byte registers RLO,RHO,...,RL7,RH7) can be used as accumulators for byte data. The first 16 words (word registers RO,R1,...,R15) can be used as accumulators for word data, as index registers (except RO), or for memory addresses in compact (RRO,RR2,...,RR30) can be used as an accumulator for longword data and, in segmented or linear mode, as an index register (except RRO) or for memory addresses (except RRO). Quadword registers (RQO,RQ4, ..., RQ28) can be used as accumulators

for Multiply, Divide, and Extend Sign instructions. Within quadword register RQn, RRn contains the more significant longword. A 4-bit field in instructions specifies which general-purpose register to access. The register size is determined by the instruction opcode.

The unique organization of the register file allows bytes and words of data to be manipulated conveniently while leaving most of the registers free to hold addresses, counters, or other values. For example, four bytes in RHO, RLO, RH1, and RL1 can be packed into the single longword register RRO and manipulated independently with the extensive byte-oriented instructions.

Two registers are dedicated for the Stack Pointer and Frame Pointer used by Call, Enter, Exit, and Return instructions. The Stack Pointer is also used in processing exceptions and by the Interrupt Return instruction. There are separate Stack Pointers for system and normal modes of operation.

The registers used for the Stack Pointer and Frame Pointer depend on the address representation mode. In compact mode, R15 is the Stack Pointer and R14 is the Frame Pointer. In segmented or linear mode, RR14 is the Stack Pointer and RR12 is the Frame Pointer. See Section 3.3 for more details on modes of operation.

						_						
RQ0 { RR0 RR2	7 RH0	0	7	RLO	0	7	RH1	0	7	RL1	0	R0, R1
RQ0 RR2	7 RH2	0	7	RL2	0	7	RH3	0	7	RL3	0	R2, R3
RQ4 RR4	7 RH4	0	7	RL4	0	7	RH5	0	7	RL5	0	R4, R5
RQ4 RR6	7 RH6	٥	7	RL6	0	7	RH7	0	7	RL7	0	R6, R7
RQ8 RR8	15	R8			0	15	i	R	•		0	
RQ8 RR10	15	R1	0		0	15		R1	11		0	
RQ12 RR12	15	R1	2		0	15		R	13		0	
RR14	15	R1	4		0	15	i	R	15		0	
RQ16 RR16	31 31										0	
RR18	31										0	
RO20 RR20	31										0	
RQ20 RR22	31										٥	
RQ24 RR24	31										0	
RR26	31										0	
RQ28 RR28	31										0	
RR30	31										٥	

Figure 2-2. General-Purpose Registers

2.4 PROGRAM STATUS REGISTERS

The Program Status registers are the Program Counter (PC) and the Flag and Control Word (FCW) (Figure 2-3). The PC contains the 32-bit address of the instruction being executed. The 16-bit FCW indicates operating modes, masks for traps and interrupts, and flags set according to the result of instructions.

The low-order byte of the FCW contains six flags, described below, and the integer overflow mask. Many instructions modify or use the flags.

Carry (C) indicates a carry out of the high-order bit position during an operation.

Zero (Z) indicates that the result of an operation is zero.

Sign (S) indicates whether the result of an operation is negative or positive.

Parity/Overflow (P/V) indicates that the result of a logical operation has even parity or that overflow has occurred for arithmetic operations. **Decimal-Adjust (D)** is used in BCD arithmetic to indicate whether an addition or subtraction was last executed.

Half Carry (H) is used in BCD arithmetic to convert the result of a previous binary addition or subtraction to a decimal result.

The C, Z, S, and P/V flags can be manipulated using the Complement Flag and Set Flag instructions. Section 6.3 provides more information about the flags.

The Integer Overflow Enable (IV) bit is the mask for an Integer Overflow trap. While this bit is 1, the Integer Overflow trap is enabled; while 0, the integer overflow trap is disabled (see Section 7.4.4.6).

The low-order byte of the FCW can be accessed in normal mode using the Load Control Byte instruction.

The high-order byte of the FCW contains eight control bits:

Extended/Compact Mode (E/ \bar{C}) and Linear/Segmented Mode (L/ \bar{S}) controls the mode of address representation. While E/ \bar{C} is 0, addresses are compact (16 bits). While E/ \bar{C} is 1, addresses are extended (32 bits) and are either segmented (L/ \bar{S} is 0) or linear (L/ \bar{S} is 1).

System/Normal Mode (S/\overline{N}) controls the operating mode. While this bit is 1, the CPU is operating in system mode; while 0, the CPU is operating in normal mode.

Extended Processor Architecture Mode (EPA) controls the Extended Processing Architecture facility. While this bit is 1, the CPU processes extended processing instructions as if the system contains Extended Processing Units, which serve as co-processors to assist the CPU in executing extended processor instructions. While this bit is 0, the CPU traps extended processor instructions

Vectored Interrupt Enable (VIE) and Nonvectored Interrupt Enable (NVIE) determine when the CPU recognizes vectored and nonvectored interrupts. Vectored interrupts are enabled when VIE is 1; nonvectored interrupts are enabled when NVIE is 1. These bits can be manipulated using the Enable Interrupt and Disable Interrupt instructions.

Trace Pending (TP) and Trace Enable (T) are used for instruction tracing. While T is 1, instruction tracing is enabled; while 0, instruction

2071-00

tracing is disabled. TP is used with I to ensure that exactly one trace trap occurs after each instruction executed when tracing is enabled (see Section 7.4.4.10).

During exception processing, the Program Status registers are saved on the system stack and new values for the registers are loaded from the Program Status Area. The Program Status registers

can also be loaded using the Interrupt Return and Load Program Status instructions. The FCW can be accessed using the Load Control instruction.

2.5 SPECIAL-PURPOSE CONTROL REGISTERS

The CPU includes nine special-purpose longword registers (Figure 2-4). These are accessed using the Load Control Long instruction.





Figure 2-3. Program Status Registers



HARDWARE INTERFACE CONTROL REGISTER (HICR)

Figure 2-4. Special-Purpose Control Registers

2.5.1 Program Status Area Pointer (PSAP)

The Program Status Area Pointer contains the physical, base address of the Program Status Area. The Program Status Area contains the Program Status information (PC and FCW) fetched during exception processing. Refer to Chapter 7 for more information about the Program Status Area. The longword PSAP can be accessed using the Load Control Long instruction; both the low-order word and high-order word of the PSAP can be accessed using the load Control instruction.

2.5.2 Normal Stack Pointer (NSP)

The Normal Stack Pointer contains the Stack Pointer used in normal mode. System mode programs can access normal mode register RR14 using the Load Control Long instruction and normal mode registers R14 and R15 using the Load Control instruction.

2.5.3 Translation Table Descriptor Registers

The translation table descriptor registers--System Instruction Translation Table Descriptor (SITTD), System Data Translation Table Descriptor (SDTTD), Normal Instruction Translation Table Descriptor (NITID), and Normal Data Translation Table Descriptor (NDTTD)--contain the physical addresses of the translation tables used by the memory management mechanism. These registers also contain other fields that control the memory management mechanism (see Section 4.3.2.1).

2.5.4 Overflow Stack Pointer (OSP)

The Overflow Stack Pointer (OSP) contains the physical address of the Stack Overflow Area. The Stack Overflow Area is used when an address translation error occurs during exception processing (see Section 7.4.5).

2.5.5 Hardware Interface Control Register (HICR)

The Hardware Interface Control register contains fields controlling the external interface of the CPU, including bus speed, data path width, and automatic wait states. (See Section 8.6).

2.5.6 System Configuration Control Longword (SCCL)

The System Configuration Control Longword contains control bits for the address translation mechanism, cache mechanism, and exception processing. These bits are as follows:

System Address Translation (SX) and Normal Address Translation (NX) control the address translation mechanism for system space and normal space references. While either of these bits is 1, the

translation mechanism is enabled for references in the corresponding space; while either bit is 0, the translation mechanism is disabled for references in the corresponding space.

Cache Replacement (CR) controls the cache replacement algorithm. While this bit is 1, the cache replacement algorithm is enabled; while 0, the cache replacement algorithm is disabled. Most applications leave the replacement algorithm enabled. Some applications, however, selectively enable and disable the replacement algorithm to lock specific locations into the cache. Refer to Appendix C for more information.

Cache Instruction (CI) and Cache Data (CD) control the cache mechanism for instruction and data references. While either of these bits is 1, the cache mechanism is enabled for the corresponding references; while either bit is 0, the cache mechanism is disabled for the corresponding references. Refer to Appendix C for more information.

Exception Linear/Segmented mode (X1/5) controls whether linear or segmented mode of address representation is used during exception processing. While this bit is 1, linear mode is used; while 0, segmented mode is used (see Section 7.4.5.)

2.6 RESERVED CONTROL BITS

Some of the bits in the FCW and control register formats shown in Figures 2-3 and 2-4 are marked "O". These bits are reserved for future definition. When the control register is read, these bits return 0. When the control register is written, these bits must be 0. Although the CPU does not check that the reserved bits written to the control register are 0, functions may be defined for these bits in the future.

Chapter 3. Address Representation and Modes of Operation

3.1 INTRODUCTION

The CPU has three modes of address representation--compact, segmented and linear--and two modes of operation--normal and system.

3.2 ADDRESS REPRESENTATION

As shown in Figure 3-1, the CPU has three modes of address representation: compact, segmented, and linear. The mode is selected by two control bits in the Flag and Control Word register (see Table 3-1). The Extended/Compact (E/\overline{C}) bit selects whether compact addresses (16 bits) or extended addresses (32 bits) are used. For extended addresses, the Linear/Segmented (L/\overline{S}) bit selects whether linear or segmented addresses are used. These modes affect only the representation for logical memory addresses, not logical I/O addresses.

The Load Address instruction can be used to manipulate addresses in any mode of representation. The address calculation performed by this instruction is the same as the addressing used to access an operand.

In compact mode, addresses are 16 bits. Address calculations using compact addresses involve all 16 bits. Compact mode is more efficient and consumes less program space for applications requiring less than 64K bytes of program and less than 64K bytes of data. This efficiency is due to shorter instructions in compact mode, and the fact that addresses in the register file use word rather than longword registers. Applications requiring more than 64K bytes of either program or data should use segmented or linear mode.

Table 3-1. Address Representation

Control B	its in FCW	
E/Ĉ	L/Ŝ	Representation
0	0	Compact
0	1	Reserved
1	0	Segmented
1	1	Linear

Segmented mode supports two segment sizes--64K bytes and 16M bytes. The most-significant bit of the 32-bit address selects either a 15-bit segment number with a 16-bit segment offset (MSB = 0) or a 7-bit segment number with 24-bit segment offset (MSB = 1). Thus, the address space includes 32,768 of the smaller segments and 128 of the larger segments. In segmented mode, address calculations involve only the segment offset; the segment number is unaffected.

Many applications benefit from the logical structure of segmentation by allocating individual objects, such as program modules, stacks, or large data structures, to separate segments.

In linear mode, addresses are 32 bits. Address calculations using linear addresses involve all 32 bits. In linear mode, the address space of 4G bytes is uniform and unstructured. Some applications benefit from the flexibility of linear addressing by allocating objects to arbitrary positions in the address space.

In compact mode, addresses stored in the register file use word registers; in segmented or linear mode, addresses use longword registers. When an address is specified in a register for Indirect, Base Address, and Base Index addressing modes, or for the destination of a Load Address instruction, the address register specified by the instruction is a word register in compact mode and a longword register in segmented or linear mode. Similarly, references to the Program Counter in compact mode use only the low-order word of the PC, while in segmented or linear mode, the entire longword PC is used. In compact mode, the Stack Pointer is R15 and the Frame Pointer is R14. In segmented or linear mode the Stack Pointer is RR14 and the Frame Pointer is RR12.

Some addressing modes generally available in segmented or linear mode are restricted in compact mode. Refer to Chapter 5 for more information about the effect of the address representation mode on addressing modes and address calculation.

In compact mode, addresses encoded in instructions occupy one word; in segmented or linear mode, addresses in instructions occupy one or two




Figure 3-1. Address Representations

words. Refer to Chapter 6 for more information about the effect of the segmentation mode on instruction representation and execution.

3.3 NORMAL AND SYSTEM MODES

The CPU has two modes of operation, normal and system, selected by the S/\overline{N} bit in the Flag and Control Word register. System mode $(S/\overline{N}=1)$ is more privileged than normal mode $(S/\overline{N}=0)$. These modes affect CPU operation in three areas: privileged instructions, Stack Pointers, and memory management.

All instructions can be executed in system mode. Some instructions, such as those performing $\rm I/O$

operations or accessing control registers, can only be executed in system mode, and are called privileged instructions. When a program operating in normal mode attempts to execute a privileged instruction, an exception occurs. The privileged instructions are identified in the instruction set description in Chapter 6.

The Stack Pointer registers are distinct for normal and system modes. In normal mode, a reference to the Stack Pointer register accesses the Normal Stack Pointer. In system mode, a reference to the Stack Pointer register references the System Stack Pointer. In compact system mode, references to R14 use normal mode R14. Table 3-2 shows the registers accessed in the different modes.

Table 3-2. Registers Referenced by Access to R14 and R15

Register Referenced by	Syste	em Mode	Normal Mode			
Instruction	Segmented or Linear	Compact	Segmented or Linear	Compact		
R14	System R14	Normal R14	Normal R14	Normal R14		
R15	System R15	System R15	Normal R15	Normal R15		
RR14	System R14	Normal R14	Normal R14	Normal R14		
	System R15	System R15	Normal R15	Normal R15		

3-2 2071-004

In normal mode, the System Stack Pointer is not accessible. In system mode, the Normal Stack Pointer is accessed using the Load Control or Load Control Long instruction.

Memory address spaces are distinct for normal and system modes. Different translation tables are used for translating normal and system mode addresses, although the tables can optionally be merged. The access protection performed by the memory management mechanism allows access by system programs to memory locations that are prohibited from access by normal mode programs.

The CPU can change its operating mode whenever the FCW is loaded by a Load Control instruction, Load

Program Status instruction, Interrupt Return instruction, or during exception processing. The distinction between normal and system modes allows the construction of a protected operating system. The operating system kernel runs in system mode to manage the computer system resources—CPU, memory, and peripherals. Application programs run in normal mode, where they are prohibited from interfering with other application programs or the operating system. When application programs require a service that only the operating system can perform, the System Call instruction is executed. System Call causes a trap to the operating system, passing an identifier for the particular service requested.

Chapter 4. Address Spaces and Memory Management

4.1 INTRODUCTION

The CPU refers to memory and peripherals to fetch instructions, fetch and store operands, process exceptions, and perform memory management. The CPU uses addresses to specify the location for memory and peripheral references. Logical addresses, which are the addresses manipulated by programs, are distinguished from physical addresses, which are the addresses the CPU presents to memory and peripherals. This chapter describes the types of logical addresses and the procedure for mapping logical to physical addresses. Chapter 8 describes the way the CPU refers to memory and peripherals using physical addresses.


4.2 ADDRESS SPACES

The CPU supports several distinct spaces for logical and physical addresses (Figure 4-1). Logical

addresses are in one of four memory address spaces or in I/O address space. Physical addresses are in memory or I/O address space.

4.2.1 Logical Memory Address Spaces

Logical memory addresses are in system instruction space, system data space, normal instruction space, or normal data space. When the CPU is in system mode, one of the two system address spaces is used for a memory reference. In normal mode, one of the two normal address spaces is used. Instruction address space is used for instruction fetches, immediate mode operand fetches, and fetches or stores of operands specified using Relative Address or Relative Index addressing modes. Data address space is used for references to fetch or store operands in memory, other than those specified using Immediate, Relative, or Relative Index addressing modes. Refer to Chapter 5 for a description of addressing modes.



LOGICAL ADDRESS SPACE TRANSLATION PHYSICAL ADDRESS SPACE

Figure 4-1. Address Spaces

Logical addresses in the memory spaces are 32 bits. Each address specifies the location of a byte in memory. In compact mode, only the low-order 16 bits of the logical address can be directly manipulated; the high-order 16 bits of the logical address are the high-order 16 bits of the logical address are the high-order 16 bits of the PC (Figure 4-2). In segmented mode, the lower half of each address space contains 32,768 small segments of maximum size 64K bytes, and the upper half contains 128 large segments of maximum size 16M bytes (Figure 4-3). Each segment can be viewed as a contiguous string of bytes at consecutive offsets. In linear mode, the entire address space is a contiguous string of bytes at consecutive addresses.

Words and longwords in memory are addressed using the lowest address of any byte in the word or longword. This is the left-most, highest-order, most-significant byte of the word or longword (Figure 4-4).

Word and longword operands located in memory can be at even or odd addresses. Performance is improved when word operands are located at even addresses and longword operands are located at addresses that are a multiple of four. Instruction words must be located at even addresses. When an attempt is made to execute an instruction at an odd address, an odd PC trap occurs.




Figure 4-2.
Logical Memory Addresses in Compact Mode




Figure 4-3.
Memory Address Space in Segmented Mode

4-2




Figure 4-4.
Bytes, Words, and Longwords in Memory

4.2.2 Logical I/O Address Space

Although logical I/O addresses are 32 bits, only the 16 low-order bits of a logical I/O address can be manipulated; the CPU always forces the 16 high-order bits to O.

Unlike logical memory address spaces, logical I/O address space is not viewed as a string of bytes at consecutive addresses. Rather, the address is simply used to locate a byte, word, or longword peripheral port. The byte port located at address n does not have to be contiguous with the byte port located at address n+1, nor must it be the more significant byte of the word port located at address n. Logical I/O addresses can be either even or odd.

4.2.3 Physical Address Spaces

Physical addresses are in physical memory space or physical I/O space. The two physical address spaces are distinguished by different status and timing on the external interface (see Chapter 8). Also, copies of physical memory locations can be stored in the cache, but copies of physical I/O locations cannot. Physical addresses in both spaces are 32 bits. (Note that the external interface provides information distinguishing between memory references for instructions and data, and between system and normal modes. This information should not be used, however, to separate physical memory addresses into different spaces when the cache mechanism is enabled, because the cache does not distinguish separate physical memory address spaces.)

The CPU maps logical addresses to physical addresses. Addresses in logical I/O space map to identical addresses in physical I/O space. Addresses in logical memory spaces map to addresses in physical memory space or physical I/O

space. The process of translating logical memory addresses is described in the following section.

4.3 HEMORY MANAGEMENT

The CPU features a memory management mechanism that translates logical memory addresses to physical addresses and protects for execute, read, and write accesses. The memory management mechanism serves four functions: relocation, protection, sharing, and virtual memory.

Relocation maps a logical address to a potentially different physical address. This allows multiple processes to use the same logical addresses for distinct physical memory locations. Paged address translation divides the logical address spaces into fixed-size units, called pages, and the physical address spaces into fixed-size units, called frames. A logical page can be mapped to an arbitrary physical frame. Because the pages and frames are of fixed and equal size, memory allocation is simplified.

Protection limits the type of access a process can make to a logical address. A segment or individual page can be protected against instruction fetches, operand fetches, or operand stores in either normal or system mode. The protection features of the CPU provide security for sensitive data or programs, such as proprietary code modules, that should not be copied or modified. The CPU also allows protected access by application programs to selected peripherals (memory-mapped I/O).

Sharing of physical memory by multiple processes is supported by relocation and protection. Logical addresses for several processes can map to the same physical address. The access protection attributes for each process may differ.

Virtual memory means that the range of logical addresses used by a process can be larger than the allocated physical memory. When a reference is made to a logical address that is not mapped to a physical address, an exception occurs. After the missing page is transferred from secondary storage to main memory, the process can simply be restarted. The CPU provides information about pages that have been referred to or modified, thus helping the operating system allocate memory efficiently.

The memory management mechanism is selectively controlled for references in system or normal spaces by two bits in the System Configuration Control Longword register (SX and NX). When the memory management mechanism is disabled, the physical address used for the reference, which is in physical memory space, is identical to the logical address and all accesses are permitted. The following sections describe address translation and access protection when the memory management mechanism is enabled.

4.3.1 Address Translation

The page size used by the CPU is 1K bytes. The translation process involves mapping a logical page, which is specified by the 22 most-significant bits of the logical address, to a physical frame, which is specified by the 22 most-significant bits of the physical address. The 10 least-significant address bits, which specify the byte within a page or frame, are identical for the logical and physical address. A logical page can generally map to an arbitrary physical frame, except for a restriction that applies only when physical memory modules with different data path widths are used and operands can be located across consecutive logical pages. Refer to section 8.6 for more information.

The CPU contains a Translation Lookaside Buffer

(TLB) that stores the translation information for the 16 most recently used pages in a fully associative memory. For each memory reference, the logical page address is compared with the address tags in the TLB (Figure 4-5). If a matching address tag is found, the corresponding frame address is read from the TLB and used to complete the translation. When information needed to translate the page is missing from the TLB, the CPU automatically refers to tables in memory to perform the translation. The CPU then loads the missing translation information into the TLB, replacing the TLB entry of the least recently referenced page.

Thus, the TLB acts as a buffer for the most recently used page descriptors. This buffer is automatically maintained by on-chip hardware.*




Figure 4-5. Address Translation Using the TLB

The address tags in the TLB are extended from 22 to 24 bits. The extra bits identify the memory address space for the page. Thus, references to pages with the same page number but in different address spaces are translated differently. The frame addresses in the TLBs are also augmented with the access protection code and the Non-Cacheable and Modification bits from the page table entry.

*The number of entries, degree of associativity, and replacement algorithm described for the TLB design in this section are specific to the first implementation of the Z80,000 CPU architecture and may differ in future products implementing the same architecture. Differences in the characteristics can impact systems performance, but have no effect on the function of software or the external interface.

4.3.2 Loading the TLB

To load the TLB with the information needed to translate a page address, the CPU automatically fetches entries from up to three levels of tables in physical memory. Figure 4-6 shows the partition of a logical address into an 8-bit

level-1 field (L1), an 8-bit level-2 field (L2), a 6-bit page number field (P), and a 10-bit page offset field (P-OFFSET). When loading the TLB, the L1, L2, and P fields are used as indexes into the different translation table levels. (Figure 4-7).




Figure 4-6.
Logical Address Partition for Address Translation




Figure 4-7. Automatic Loading of the TLB Using Tables in Memory

When the address space is not fully used, the first-level and second-level translation tables can be selectively skipped to reduce the storage for tables and the number of memory references required to autoload the TLB. The level-1 tables can be skipped when an address space of 16M bytes is sufficient. The level-2 tables can be skipped for compatibility with Z8000 segmented addresses. Both level-1 and level-2 tables can be skipped for compact addresses. When a level of tables is skipped, the corresponding field of the logical address is ignored.

When the address spaces are not separated, it is also possible to reduce storage for tables by loading identical values into the translation table descriptor registers. The same tables would then be used to translate addresses in different spaces. The following sections describe the formats of the translation table descriptors and entries and explain the translation algorithm.

8225-007, 2071-006

4.3.2.1 Translation Table Descriptor Registers. There is a translation table descriptor register for each of the four logical memory address spaces: System Instruction Translation Table Descriptor (SITTD), System Data Translation Table Descriptor (SDITD), Normal Instruction Translation Table Descriptor (NITTD), and Normal Data Translation Table Descriptor (NDTTD). translation table descriptor registers accessed using the Load Control Long instruction. Figure 4-8 shows the format of a translation table descriptor.




Table Format

- THREE LEVELS
- SKIP LEVEL 2 TABLES
 SKIP LEVEL 1 TABLES
 SKIP LEVEL 1 AND LEVEL 2 TABLES

TABLE SIZE	VALID TABLE ENTRIES					
(SIZ)	G = 0	G = 1				
00	0 TO 63	0 TO 255				
01	0 TO 127	64 TO 25				
10	0 TO 191	128 TO 25				
11	0 TO 255	192 TO 255				

Figure 4-8. Translation Table Descriptor

The Table Format field (TF) specifies the structure of the translation tables. The table format can be a full three levels, two levels with either level-1 tables or level-2 tables skipped, or one level with both level-1 and level-2 tables skipped.

Next Level Table Base (NLTB) specifies 23 bits of the base address in physical memory of the next level table. The full 32-bit address is formed by extending NLTB with one high-order O and eight low-order Os (Figure 4-9).

Growth Direction (G) specifies the growth direction of the next level table from low address to high address (G=O) or from high address to low address (G=1). The reverse growth direction (G=1) is used for downward-growing stacks.

The Table Size field (SIZ), in conjunction with the Growth Direction field, specifies the valid portion of the next level table in increments of 256 bytes. When only part of a table contains valid entries, storage for many invalid entries can be eliminated through use of the SIZ field.

When the next level table is a page table, then the G and SIZ fields must be O because a page table always has 64 entries.

Protection (PROT) specifies the access protection code (see Table 4-1).

4.3.2.2 Level-1 Table Entries. The L1 field of the logical address selects one of up to 256 entries in the level-1 table. Figure 4-10 shows the format of a level-1 table entry.

Valid (V) determines the validity of the G, NLTB, and SIZ fields. If the V bit is 1, the fields are valid: otherwise, the fields are invalid. The PROT field is always valid.

Growth direction (G), Next Level Table Base (NLTB), Table Size (SIZ), and Protection (PROT) have the same meaning as in the translation table descriptor registers.

Bit O of the level-1 table entry is reserved and must be O. This bit is ignored by the translation mechanism.




Figure 4-9. Translation Table Base Address




Figure 4-10. Table Entry Formats

4.3.2.3 Level-2 Table Entries. The L2 field of the logical address selects one of up to 256 entries in the level-2 table. Figure 4-10 shows the format of a level-2 segment table entry.

Valid (V) determines the validity of the NLTB field. If the V bit is 1, the field is valid; otherwise the field is invalid. The PROT field is always valid.

Next Level Table Base (NLTB) and Protection (PROT) have the same meaning as in the translation table descriptor registers.

Bits 0, 2, 3 and 31 of the level-2 table entry are reserved and must be 0.

4.3.2.4 Page Table Entries. The P field of the logical address selects one of 64 entries in the page table. Figure 4-10 shows the format of a page table entry.

Valid (V) determines the validity of the I/O, FA, NC, M, and R fields. If the V bit is 1, the fields are valid; otherwise, the fields are invalid. The PROT field is always valid.

I/0 determines whether the address of the frame is in physical memory space or physical I/0 space. When I/0 is 0, the frame is in memory space; when 1, the frame is in I/0 space.

2071-008

Frame Address (FA) specifies the physical address of the frame corresponding to the logical page. The address is formed by appending ten low-order Os to the I/O bit and the FA field.

Non-Cacheable (NC) is used to maintain the integrity of the cache. If the NC bit is 1, copies of memory locations in this frame cannot be stored in the cache; otherwise, copies of memory locations in this page can be stored in the cache. For example, the NC bit can be set for a page shared by multiple processes with write access in a system containing multiple CPUs. The NC bit has meaning only when the frame is in physical memory; I/O locations are never stored in the cache. See Appendix C for more information.

Modification (M) and Reference (R) bits are used by software to implement virtual memory replacement algorithms. The CPU sets the R bit of the page table entry when the page is first referred to, either for fetching or storing information. The CPU sets the M bit of the page table entry when an operand is first stored to the page. The CPU refers to translation tables in memory to set the M bit on the first store to the page, even if the translation information for the page is present in the TLB because of a previous fetch from the page. The CPU uses interlocked memory references (see Section 8.8.2.3) to set the R and M bits in the page table entry, allowing page tables to be shared between tightly-coupled multiprocessors.

Protection (PROT) specifies the access protection code described below.

Bits 8 and 9 of the page table entry are available for use by software; the bits are ignored by the translation mechanism.

4.3.3 Access Protection

The memory management mechanism enforces access protection for segments and pages using information encoded in the PROT field of translation table descriptors and table entries. The CPU checks three types of access operations: execute, read and write. Execute access is required for instruction fetches, including Immediate mode operand fetches. Read access is required for operand fetches other than Immediate mode. Write access is required for operand stores. The CPU allows different access rights for normal and system mode programs. Table 4-1 shows the interpretation for the PROT code.

Table 4-1.
Protection Field Encoding

			-
 Encoding	System	Normal	
 0000	NA	NA	
0001	RE	NA	
0010	RE	E	
0011	RE	RE	
0100	E	NA	
0101	Ε	Ε	
0110	R	NA	
0111	R	R	
1000	Next	Next	
1001	RW	NA	
1010	RW	R	
1011	RW	RW	
1100	RWE	NA	
1101	RWE	Ε	
1110	RWE	RE	
1111	RWE	RWE	

NA - no access is permitted

R - read access is permitted

W - write access is permitted

E - execute access is permitted

Next - Use the protection field of the next level translation table; for page table entries, a PROT field of 1000 indicates no access is permitted.

During the translation process, a PROT field is encountered at each level. The first PROT field with value other than 1000 is selected; the other PROT fields are ignored. If all PROT fields up to and including the page table entry are 1000, no access is permitted.

4.3.4 Address Translation Algorithm

The CPU executes the following algorithm to translate a logical address using the tables in memory when loading a missing entry into the TLB or setting the M bit on the first store to a page.

Step 1. Translation Table Descriptor Processing. One of the four translation table descriptor registers is selected according to the logical address space.

If the PROT field of the segment table descriptor is 1000, the intended access operation is not checked. Otherwise, if the intended access operation is not permitted by the PROT field, an Address Translation trap (access protection violation) occurs.

The G, NLTB, and SIZ fields are passed to the next step of the address translation algorithm.

If the IF field is 00 or 01, then go to Step 2; if the IF field is 10, then go to Step 3; otherwise, go to Step 4.

Step 2. Level-1 Table Entry Processing. The L1 field of the logical address is checked with the G and SIZ fields from Step 1. If G is 0 and L1 is greater then $64 \times (SIZ+1)$ -1 or if G is 1 and L1 is less then $64 \times SIZ$, an Address Translation trap (invalid table entry) occurs.

The address of the level-1 table is formed by extending the NLTB field from Step 1 with one high-order 0 and eight low-order 0s. The physical address of the level-1 table entry is calculated by adding 4 x L1 to the address of the level-1 table. The addition is a 32-bit unsigned arithmetic operation, ignoring the carry from the most-significant bit position.

The selected level-1 table entry is fetched from memory. If the intended access operation was checked at Step 1 or the PROT field of the table entry is 1000, the intended access operation is not checked at this step. Otherwise, if the intended access operation is not permitted by the PROT field, an Address Translation trap (access protection violation) occurs.

If the V bit of the table entry is O, an Address Translation trap (invalid table entry) occurs.

The ${\sf G}$, NLTB and ${\sf SIZ}$ fields of the table entry are passed to the next step of the address translation process.

If the TF field of the segment table descriptor is 00, then go to Step 3; otherwise go to Step 4.

Step 3. Level-2 Table Processing. The L2 field of the logical address is checked with the G and SIZ field from the previous step. If G is 0 and L2 is greater than $64 \times (SIZ+1)-1$ or if G is 1 and L2 is less than $64 \times SIZ$, an Address Translation trap (invalid table entry) occurs.

The address of the level-2 table is formed by extending the NLTB field from the previous step with one high-order 0 and eight low-order 0s. The physical address of the level-2 table entry is calculated by adding 4 x L2 to the address of the level-2 table. The addition is a 32-bit unsigned arithmetic operation, ignoring the carry from the most-significant bit position.

The selected level-2 table entry is fetched from memory. If the intended access operation was checked at a previous step or the PROT field of the table entry is 1000, the intended access operation is not checked. Otherwise, if the intended access operation is not permitted by the PROT field, an Address Translation trap (access protection violation) occurs.

If the V bit of the table entry is O, an Address Translation trap (invalid table entry) occurs.

The NLTB field of the table entry is passed to Step 4.

Step 4. Page Table Entry Processing. The address of the page table is formed by extending the NLTB field from the previous step with one high-order 0 and eight low-order 0s. The physical address of the page table entry is calculated by adding 4 x P to the address of the page table. The addition is a 32-bit unsigned arithmetic operation, ignoring the carry from the most-significant bit position.

The selected page table entry is fetched from memory. If the intended access operation was not checked at a previous step, and the intended access operation is not permitted by the PROT field, an Address Translation trap (access protection violation) occurs.

If the V bit of the table entry is O, an Address Translation trap (invalid table entry) occurs.

If the R bit of the table entry is 0, the CPU sets R to 1. If the M bit is 0 and the access operation is write, the CPU sets M to 1. If either the R or M bit changes, the CPU writes the low-order byte of the table entry back to memory; otherwise, the table entry is unchanged.

Finally, the I/O, FA, NC, M, and selected PROT fields are loaded into the TLB, along with the associated logical page address.

4.3.5 Address Translation Exceptions

The CPU detects two types of address translation exception conditions: access protection violation and invalid table entry. When either of the exception conditions is detected, the CPU suspends the instruction being executed and processes an Address Translation trap. During trap processing the CPU saves on the system stack the PC, the FCW, an identifier word, and the logical address that caused the trap. The saved PC value is the address of the first word of the instruction that caused the trap. The identifier word (Figure 4-11) indicates the type of exception and the

address space that caused the trap. When both types of address translation exception are detected, an access protection violation is indicated.

When an Address Translation trap occurs, the CPU saves the state of registers and memory so the instruction can simply be restarted. The instruction can be successfully completed by eliminating the exception condition, popping the violation address from the system stack, and executing the Interrupt Return instruction. Refer to Chapter 7 for more information about exception processing.




Figure 4-11.
Address Translation Trap Identifier Word

4.3.6 Memory Management Instructions

The CPU provides several privileged instructions directly concerned with memory management. The Load Normal instructions permit system mode programs to refer to normal address spaces. These instructions check access rights using system mode privilege.

The Load Physical address instructions translate a logical address in any of the memory address spaces and load the corresponding physical address into a register. The CPU sets the flag bits in the FCW to indicate the access rights and whether the translation is valid. Although the CPU does not refer to the location of the translated address, the R bit in the page table entry is set by this instruction.

Three types of instructions allow outdated information to be eliminated from the TLB when the memory map is changed by altering one of the translation table descriptor registers or translation table entries. When a page table entry is altered (other than setting the R, M, or V bits), then one of the Purge TLB Entry instructions can be used to remove the translation information for the page from the TLB. The Purge TLB Normal instruction removes all normal space entries from the TLB. This instruction is used when the normal space memory map is changed, but the system space memory map remains the same. For example, the operating system executes the Purge TLB Normal instruction when a process switch occurs as long as system and normal address spaces are separate. The Purge TLB instruction removes all entries from the TLB.

Chapter 5. Addressing Modes and Address Calculations

5.1 INTRODUCTION

The CPU locates operands (the data manipulated by instructions) in registers, memory, peripheral ports, or in the instruction. Figure 5-1 shows the nine addressing modes used to specify the location of operands. Although most operations can use any of the addressing modes, certain operations, such as Load Control, allow only a restricted set of addressing modes.

This chapter describes the addressing modes and the way operand addresses are calculated. Examples are given for compact, segmented, and linear modes of address representation. Chapter 6 provides details about the encoding of addressing modes and the addressing modes allowed for each operation.

5.2 ADDRESS CALCULATIONS

When an operand is in a logical memory address space, the "effective address" of the operand is calculated using a base address, an optional index value, and an optional displacement. The base address is located in a general-purpose register, the Program Counter (PC), or the instruction. The index value is located in a word or longword register. The displacement is located in the instruction. The following sections describe the calculations of effective addresses in compact, segmented and linear modes.

When an operand is in logical I/O space, no address calculation is necessary. The 16-bit address of the I/O port is located in a word register or in the instruction.

5.2.1 Compact Address Calculations

In compact mode, addresses are 16 bits. The base address for the effective address calculation is located in either a word register other than RO, the low-order word of the PC, or a word of the instruction. When an index value is used, it is located in a word register other than RO. The displacement is encoded in 16 or fewer bits of the instruction. When the displacement is encoded in fewer than 16 bits, it is extended to 16 bits for

effective address calculation. Displacements are generally extended by replicating the sign (most-significant) bit in the high-order bit positions, but for the Decrement and Jump if Not Zero (DJNZ) instruction, the displacement is extended with Os. In compact mode, it is not possible to specify both an index value and a displacement for effective address calculation.

The effective address is generally calculated by adding the base address to the optional index value or displacement, but for the Call Relative (CALR) and DJNZ instructions, the displacement is subtracted from the base address. Addresses are calculated using 16-bit arithmetic. Carry and overflow from the most-significant bit position are ignored. Thus, addresses wraparound with address 0 appearing to follow address 65,535.


The following example shows an effective address calculation with base address 123416 and index value or displacement FEDC $_{16}$. The effective address is 1110 $_{16}$

+ index value or FEDC

displacement = effective address 1110

5.2.2 Segmented Address Calculations

In segmented mode, addresses are 32 bits. The base address for the effective address calculation is located in either a longword register other than RRO, in the PC, or in one or two words of the instruction. (A concise representation of the 32-bit base address using a single instruction word is available for some addresses. Refer to Section 6.4.3.2 for more information.) When an index value is used, it is located in a word reqister other than RO or a longword register other than RRO. An index value located in a word register is extended to 32 bits for effective address calculation by replicating the sign (most-significant) bit in the high-order bit positions. The displacement in an instruction is encoded in 32 or fewer bits. When the displacement is encoded in fewer than 32 bits, it is extended to 32 bits for effective address calculation. Displacements are



*R0 and RR0 cannot be used for Indirect, Base, or Index registers

Figure 5-1. Addressing Modes

5-2

generally extended by replicating the sign (mostsignificant) bit in the high-order bit positions, but for the Decrement and Jump if Not Zero (DJNZ) instruction, the displacement is extended with Os.




Figure 5-2. Segmented Addresses

In segmented mode, the base address is composed of a segment number and segment offset. Bit 31 of an address distinguishes between two segment sizes (Figure 5-2). When bit 31 of the address is 0, the segment number is 15 bits and the segment offset is 16 bits, providing a maximum segment size of 64K bytes. Addresses for these small segments are written using the notation <<ss# segment number>> segment offset. For example, small segment number five at offset $231A_{16}$ would be written $<<ss#5>> 231A_{16}$. When bit 31 of the address is 1, the segment number is 7 bits and the segment offset is 24 bits, providing a maximum segment size of 16M bytes. Addresses for these large segments are written using the notation <<ls# segment number>> segment_offset.

The effective address is generally calculated by adding the base address to the optional index value and optional displacement, but for CALR and DJNZ instructions, the displacement is subtracted from the base address. Only the segment offset is involved in address arithmetic. The segment size and segment number of the effective address are the same as the base address. The offset calculation uses 16-bit arithmetic for the small segments and 24-bit arithmetic for the large segments. Carry and overflow from the mostsignificant bit position are ignored. addresses wraparound within a segment. This means that, for the small segments, offset O appears to follow offset 65,535. For the large segments, offset O appears to follow offset 16,777,215.

The following example shows an effective address calculation for a small segment with base address $<<ss$2>>5678_{16}$, index value 0000BA98₁₆, and displacement FFFFFFFF1₆. The effective address is $<<s$$2>>110F_{16}$.

	Segment Number	Segment Offset
base address	< <ss#2>></ss#2>	5678
+ index value		0000 BA98
+ displacement		FFFF FFFF
= effective addr	ess < <ss#2>></ss#2>	110F

Another example shows an effective address calculation for a large segment with base address <<1s#3>> 13579B₁₆, index value FFFFFED, and displacement 00000002. The effective address is <<1s#3>> 13577D₁₆.

sec	gment number	segment offset
base address	< <ls#3>></ls#3>	13579B
+ index value		FF FFFFEO
+ displacement		00 000002
= effective address	<<1s#3>>	13577D

5.2.3 Linear Address Calculations

In linear mode, addresses are 32 bits. The base address for the effective address calculation is located in either a longword register other than RRO, in the PC, or in one or two words of the instruction. (A concise representation of the 32-bit base address using a single instruction word is available for some addresses. Refer to Section 6.4.3.2 for more information.) When an index value is used, it is located in a word register other than RO or a longword register other than RRO. An index value located in a word register is extended to 32 bits for effective address calculation by replicating the sign (most-significant) bit in the high-order bit positions. The displacement in an instruction is encoded in 32 or fewer bits. displacement is encoded in fewer than 32 bits, it is extended to 32 bits for effective address calculation. Displacements are generally extended by replicating the sign (most-significant) bit in the high-order bit positions, but for the Decrement and Jump if Not Zero (DJNZ) instruction, the displacement is extended with Os.

The effective address is generally calculated by adding the base address to the optional index value and optional displacement, but for CALR and DJNZ instructions the displacement is subtracted from the base address. Addresses are calculated using 32-bit arithmetic. Carry and overflow from the most-significant bit position are ignored. Thus, addresses wraparound with address 0 appearing to follow address $2^{32}-1$.

The following example shows an effective address calculation with base address 01000000 $_{16}$, index value 00000064 $_{16}$, and displacement FFFFFF9B $_{16}$. The effective address is 00FFFFFF $_{16}$.

0000 0064
OOFF FFFF

5.3 ADDRESSING MODE DESCRIPTIONS

he following sections describe the nine addressing modes. Each description explains how the operand is located, shows the assembler language syntax used, and works through an example. The descriptions are grouped into two sections--one for compact mode and the other for segmented and linear modes. In the examples, hexadecimal notation is used for memory addresses and the contents of register and memory locations. The % symbol

precedes hexadecimal numbers in assembler language text. When the examples refer to memory locations, logical addresses are used; the logical addresses are translated to physical addresses if memory management is enabled.

5.3.1 Compact Mode Descriptions and Examples

This section describes the addressing modes used in the compact mode of operation.

5.3.1.1 Register (R). For Register addressing mode, the operand is located in the specified general-purpose register. Storing data in a register allows shorter instructions and faster execution than storing data in memory. The register size (byte, word, longword, or quadword) is specified by the instruction opcode.



Assembler language syntax:

RHn, RLn	Byte register
Rn	Word register
RRn	Longword register
RQn	Quadword registe

Example of R mode:

LDL RR20,RR22 //load the contents

//of RR22 into RR20

After Execution Before Execution RR20 A6B89A20

RR20 01234567 RR22 A6B89A20

RR22 A6B89A20

5.3.1.2 Immediate (IM). For Immediate addressing mode, the operand is located in the instruction. Because an immediate operand is part of an instruction, it is located in one of the instruction memory address spaces. Small immediate values are used frequently, so the instruction set provides several concise encodings for these cases.



Assembler language syntax:

#data

Example of IM mode:

LDB RH2,#%55 //load 55₁₆ into RH2

After Execution Before Execution

RR2 67 89 12 34 RR2 55 89 12 34

THE OPERAND VALUE IS IN THE INSTRUCTION.

Indirect Register (IR). For Indirect Register addressing mode, the operand is located at the address contained in the specified generalpurpose word register. Any word register other than RO can be used. Depending on the instruction opcode, the operand is located in one of the data memory address spaces or in I/O address space. Indirect Register mode has a short encoding and can be used to simulate more complex addressing modes by computing the address into a register.



THE OPERAND VALUE IS THE CONTENTS OF THE LOCATION WHOSE ADDRESS IS IN THE REGISTER.

Assembler language syntax:


Example of IR mode:

LD R2.@R5 //load R2 with the

//data addressed //by the contents

//of R5

Before Execution



RR2 0B 0E 00 05 RR4 20 00 17 0A

5E20

5E24

//load RR30 with the

//address is 5E2316

//longword whose

Data Memory

Example of DA mode:

LDL RR30, %5E23

Before Execution

RR30 6789A438

After Execution RR30 02030405

5.3.1.4 Direct Address (DA). For Direct Address addressing mode, the operand is located at the address specified in the instruction. Depending on the instruction opcode, the operand is located in one of the data memory address spaces or in $\ensuremath{\mathrm{I}}/0$ address space.



5.3.1.5 Index (X). For Index addressing mode the

operand is located at the address calculated by

adding the address specified in the instruction to

the index value contained in the specified gen-

eral-purpose word register. Any word register

other than ${\sf RO}$ can be used. The operand is located in one of the data memory address spaces. Index

addressing mode can be used for random access to tables or other complex data structures where the

address of the base of the table is known, but the

particular element index must be computed by the

Assembler language syntax:

Assembler language syntax:

address

program.

address(Rn)

Either memory or I/O

Example of X mode:

LDL RR8, %231A(R7) //load RR8 with the

//longword whose //address is 231A + //the value in R7

Before Execution

RR6 00 00 01 FE RR8 203A 4579



Address Calculation

231A +01FE 2518

After Execution

RR6 00 00 01 FE RR8 3D0E 7ADA



THE OPERAND VALUE IS THE CONTENTS OF THE LOCATION WHOSE ADDRESS IS THE ADDRESS IN THE INSTRUCTION PLUS THE CONTENTS OF THE REGISTER.

5.3.1.6 Base Address (BA). For Base Address addressing mode, the operand is located at the address calculated by adding the displacement contained in the instruction to the address contained in the specified general-purpose word register. Any word register other than RO can be used. The operand is located in one of the data memory address spaces. In compact mode, Base Address addressing mode can only be used with Load and Load Address instructions. This restriction is not significant, however, because Index and Base Address addressing modes perform equivalent functions in compact mode.

Assembler language syntax:

Rn (disp)

Example of BA mode:

LDL R5(%18),RR2

//load RR2 into the //longword whose //address is the base

//address in //R5 + 18₁₆

Before Execution

RR2 0A 00 15 00 RR4 88 00 20 AA Data Memory

20C0 0A BE F5 0D

20C4 BA DE B0 D1

Address Calculation

20AA + 0018 20C2

After Execution

RR2 0A 00 15 00 RR4 88 00 20 AA Data Memory





5.3.1.7 Base Index (BX). For Base Index addressing mode, the operand is located at the address calculated by adding the index value contained in the specified general-purpose word index register to the base address contained in the specified general-purpose word base register. Any word register other than RO can be used for the index register or base register. The operand is located in one of the data memory address spaces. Base Index addressing mode can be used to access tables or other complex data structures when the base of the table and particular element index are not known until the program is executed. In compact mode, Base Index addressing mode can only

Assembler language syntax:

be used with Load and Load Address instructions.

Rn (Rm)

Example of BX mode:

LDL RR2,R5(R3)

//load RR2 with the //longword whose //address is the base //address in R5 + the //value in R3

Before Execution

RR2 1F 3A FF FE RR4 03 00 15 02



Address Calculation

1502 + FFFE 1500

After Execution

RR2 B0 DE F7 32 RR4 03 00 15 02



THE OPERAND VALUE IS THE CONTENTS OF THE LOCATION WHOSE ADDRESS IS THE CONTENTS OF THE BASE REGISTER PLUS THE CONTENTS OF THE INDEX REGISTER.

5.3.1.8 Relative Address (RA). For Relative Address addressing mode, the operand is located at the address calculated by adding the displacement contained in the instruction to the low-order word of the Program Counter. The value used for the PC is the address of the instruction word following the displacement. The operand is located in one of the instruction memory address spaces. In compact mode, Relative Address addressing mode can only be used with Load, Load Address, Call, Jump, and DJNZ instructions.

Assembler language syntax:


address

Example of RA mode: (Note that the symbol "\$" is used for the address of the first word of the current instruction.)

LDRL RR24,\$ + %6 //load RR24 with the //longword whose //address is the //address of the //first word of //the current

//instruction + 6


Because the Program Counter will be advanced to point to the next instruction when the address calculation is performed, the displacement in the instruction is actually +2 (four less than the offset given by the assembler language syntax).



Address Calculation

After Execution





THE OPERAND VALUE IS THE CONTENTS OF THE LOCATION WHOSE ADDRESS IS THE CONTENTS OF PC PLUS THE DISPLACEMENT IN THE INSTRUCTION.

5.3.1.9 Relative Index (RX). Relative Index addressing mode cannot be used in compact mode of operation.

5.3.2 Segmented and Linear Mode Descriptions and Examples

This section describes the addressing modes used in segmented and linear modes of operation. The description is identical for the two modes of address representation except that separate examples are given for address calculations.

5.3.2.1 Register (R). For Register addressing mode, the operand is located in the specified general-purpose register. Storing data in a register allows shorter instructions and faster execution than storing data in memory. The register size (byte, word, longword, or quadword) is specified by the instruction opcode.



THE OPERAND VALUE IS THE CONTENTS OF THE REGISTER.

Assembler language syntax:

RHn, RLn Byte register
Rn Word register
RRn Longword register
RQn Quadword register

Example of R mode:

LDL RR20, RR22

//load the contents of //RR22 into RR20

Before Execution

RR20 01234567 RR22 A6B89A20

After Execution

RR20 A6B89A20 RR22 A6B89A20 5.3.2.2 Immediate (IM). For Immediate addressing mode, the operand is located in the instruction. Because an immediate operand is part of an instruction, it is located in one of the instruction memory address spaces. Small immediate values are used frequently, so the instruction set provides several concise encodings for these cases.



THE OPERAND VALUE IS IN THE INSTRUCTION.

Assembler language syntax:

#data

Example of IM mode:

LDB RH2 #%55

//load 5516 into RH2

Before Execution RR2 67 89 12 34


After Execution

RR2 55 89 12 34

5.3.2.3 Indirect Register (IR). For Indirect

Register addressing mode, the operand is located at the address contained in the specified generalpurpose register. Depending on the instruction opcode, the operand is located in one of the data memory address spaces or in I/O address space.

For memory addresses, any longword register other than RRO can be specified; for I/O addresses any word register other than RO can be specified. Indirect Register mode has a short encoding and can be used to simulate more complex addressing modes by computing the address into a register.



THE OPERAND VALUE IS THE CONTENTS OF THE LOCATION WHOSE ADDRESS IS IN THE REGISTER.

Assembler language syntax:

@Rn

I/O address

@RRn

Memory address

Example of segmented IR mode:

LD R2,@RR4

//load R2 with the

//word whose address

//is in RR4

Before Execution Data Memory



After Execution

RR2				
RR4	00	02	17	oC

Example of linear IR mode:

LD R2,@RR4

//load R2 with the

//word whose address

//is in RR4

Before Execution

Data Memory

RR2	03	0F	00	05
RR4	00	02	17	oc

			:	:	
	170A				
0002	170E	10	DЗ	23	45
		$\overline{}$	_		


After Execution

RR2	0B	0E	00	05
RR4	00	02	17	0C

5.3.2.4 Direct Address (DA). For Direct Address addressing mode, the operand is located at the address specified in the instruction. Depending

RR30 02030405

on the instruction opcode, the operand is located in one of the data memory address spaces or in ${\rm I/O}$ address space.



5.3.2.5 Index (X). For Index addressing mode, the operand is located at the address calculated by adding the address specified in the instruction to the index value contained in the specified general-purpose register. Any word register other than RO or any longword register other than RRO

can be used. The operand is located in one of the data memory address spaces. Index addressing mode can be used for random access to tables or other complex data structures where the address of the base of the table is known, but the particular element index must be computed by the program.



THE OPERAND VALUE IS THE CONTENTS OF THE LOCATION WHOSE ADDRESS IS THE ADDRESS IN THE INSTRUCTION PLUS THE CONTENTS OF THE REGISTER.

Assembler language syntax:

address(Rn) address(RRn)

Word index register Longword index register

Example of segmented X mode:

LDL RR8, ∢ss#5> %231A(R7)

//load RR8 with the //longword whose //address is small //segment 5 at //offset 231A + //the value in R7

Address Calculation

<ss#5>231A + 01FE <ss#5>2518

After Execution

RR6 00 00 01 FE RR8 3D0E 7ADA

Example of linear X mode:

LDL RR8, %0005231A(R7)

//load RR8 with the //longword whose //address is //0005231A₁₆ + //the value in R7

Before	Execution	Data Memory	′
		,	

RR6	00	00	01	FE]												L			:			
RR8	20	ЗА	45	79		l						C	000)5	:	25	14	F	3	C2	ŀ	57	1E	
					_	•	•					C	000)5	:	25	18	3	5	0E	F	7A	D	٩
																		Γ			:			

Address Calculation

0005 231A + 0000 01FE 0005 2518

After Execution

RR6 00 00 01 FE RR8 3D0E 7ADA 5.3.2.6 Base Address (BA). For Base Address addressing mode, the operand is located at the address calculated by adding the displacement contained in the instruction to the address contained in the specified general-purpose longword register. Any longword register other than RRO can be used. The operand is located in

one of the data memory address spaces. Base Address addressing mode can be used to access records or other data structures where the displacement of an element within the structure is known before the program is executed, but the base address of the particular structure is not known until the program is executed.



Assembler language syntax:

RRn(disp)

Example of linear BA mode: Example of segmented BA mode: LDL RR4(%18),RR2 //load RR2 into the LDL RR4(%18),RR2 //load RR2 into the //longword whose //longword whose //address is the //address is the //base address in //base address in $I/RR4 + 18_{16}$ $I/RR4 + 18_{16}$ Before Execution Data Memory Before Execution Data Memory RR2 0A 00 15 00 RR2 0A 00 15 00 88 00 20 AA 4 is#8>20C0 0A BE F5 0D RR4 88 00 20 AA 8800 20C0 0A BE F5 0D ≼Is#8 > 20C4 BA DE B0 D1 8800 20C4 BA DE BO D1 Address Calculation Address Calculation ∢ls#8>0020AA 8800 20AA 000018 ∢ls#8>0020C2 +0000 0018 8800 20C2 After Execution Data Memory After Execution Data Memory RR2 0A 00 15 00 RR2 0A 00 15 00 RR4 88 00 20 AA ≼IS#8 > 20C0 | 0A | BE | 0A | 00 88 00 20 8800 20C0 0A BE 0A 00 <!s#8>20C4 15 00 B0 D 8800 20C4 15

5.3.2.7 Base Index (BX). For Base Index addressing mode, the operand is located at the address calculated by adding the displacement contained in the instruction to both the index value contained in the specified general-purpose index register and the address contained in the specified general-purpose base register. Any word or longword register other than RO or RRO can be

used for the index register; any longword register other than RRO can be used for the base register. The operand is located in one of the data memory address spaces. Base Index addressing mode can be used to access tables or other complex data structures when the base of the table and particular element index are not known until the program is executed.



THE OPERAND VALUE IS THE CONTENTS OF THE LOCATION WHOSE ADDRESS IS THE CONTENTS OF THE BASE REGISTER, PLUS THE CONTENTS OF THE INDEX REGISTER, PLUS THE DISPLACEMENT IN THE INSTRUCTION.

Assembler language syntax:

RRn (Rm)(disp) RRn (RRm)(disp) Word index register Longword index register

The displacement can be omitted when it is

zero.

Example of segmented BX mode:

LDL RR2,RR4 (R3)(1) //load RR2 with the

//longword whose //address is the base //address in RR4 + the

//index value in //R3 + 1

Before Execution Data Memory

RR2	35	35	FF	FD																							L				።				
RR4	00	01	15	02	1											⋖	S	s	#	1	1	•	. 1	14	١F	С	0.	1	C	1	4	45	ŀ	45	5
					•											∢	S	s	#	1	3	•	. 1	15	50	0	B)	C	Ε		F7	ŀ	32	2
																											Г				:				

Address Calculation

	≪ss#1>1502
+	FFFD
+	0001
	∢ss#1>1500

After Execution Data Memory



NOTE: The index value in R3 has been sign-extended to 32 bits.

Example of linear BX mode:

LDL RR2,RR4(R3)(1) //load RR2 with the

//longword whose //address is the base //address in RR4 plus //the index value in

I/R3 + 1

Before Execution Data Memory

RR2	35	35	FF	FD					;	:	
RR4	00	01	15	02		0001	14FC	01	01	45	45
						0001	1500	B0	DE	F7	32
										_	

Address Calculation


	0001	1502
+	FFFF	FFFD
+	0000	0001
	0001	1500

After Execution Data Memory

					•				٠,		
RR2	ВО	DE	F7	32					:	:	
RR4	00	01	15	02		0001	14FC	01	01	45	45
						0001	1500	B0	DE	F7	32
										:	

5.3.2.8 Relative Address (RA). For Relative Address addressing mode, the operand is located at the address calculated by adding the displacement contained in the instruction to the Program

Counter. The value used for PC is the address of the instruction word following the displacement. The operand is located in one of the instruction memory address spaces.



THE OPERAND VALUE IS THE CONTENTS OF THE LOCATION WHOSE ADDRESS IS THE CONTENTS OF PC PLUS THE DISPLACEMENT IN THE INSTRUCTION.

Assembler language syntax:


<address>

Example of segmented RA mode:

LDL RR24,<\$+6> //load RR24 with the //longword whose //address is the //address of the //first word of the //current instruction

II + 6

Because the Program Counter will be advanced to point to the next instruction when the address calculation is performed, the displacement in the instruction is actually +2 (four less than the offset given by the assembler language syntax).



Address Calculation


<ss#0>0204
+ 0002
<ss#0>0206

After Execution

PC 0000 0204 RR24 FFFEABCD Example of linear RA mode:

LDL RR24,<\$+6> //load RR24 with the //longword whose //address is the //address of the //first word of //the current //instruction + 6

Because the Program Counter will be advanced to point to the next instruction when the address calculation is performed, the displacement in the instruction is actually +2 (four less then the offset given by the assembler language syntax).



Address Calculation


0000 0204 +0000 0002 0000 0206

PC 0000 0204
RR24 FFEEABCD

Note: Brackets (<>) enclosing the address can be omitted for CALR, DJNZ, JR, and LDR instructions.

5.3.2.9 Relative Index (RX). For Relative Index addressing mode, the operand is located at the address calculated by adding the displacement contained in the instruction to both the index value contained in the specified general-purpose register and the Program Counter. Any word or longword register other than RO or RRO can be used

for the index register. The value used for PC is the address of the instruction word following the displacement. The operand is located in one of the program memory address spaces. Relative Index addressing mode can be used to access tables of constants.



THE OPERAND VALUE IS THE CONTENTS OF THE LOCATION WHOSE ADDRESS IS THE CONTENTS OF THE PC, PLUS THE CONTENTS OF THE INDEX REGISTER, PLUS THE DISPLACEMENT IN THE INSTRUCTION.

Assembler language syntax:

<address>(Rn) <address>(RRn) Word index register Longword index register

Example of segmented RX mode:

LDRL RR26, TABLE(RR28)

//load RR26 with the //longword whose //address is TABLE plus //the index value in //RR28. TABLE is a //symbol for the begin//ning of a table of //constants at offset //100₁₆ in the same //segment as the //instruction

Before Execution Instruction Memory



After Execution

RR26 27180123 RR28 00000002

Example of linear RX mode:

LDL RR26, TABLE(RR28)

//load RR26 with the //iongword whose //address is TABLE plus //the index value in //RR4. TABLE is a //symbol for the begin-//ning of a table of //constants beginning //at address 00010100

Before Execution

Instruction Memory





After Execution

RR26 27180123 RR28 00000002

Note: Brackets enclosing the address (<>) can be omitted for CALR, DJNZ, JR, and LDR instructions.

5.4 EXTENDED ADDRESSING MODES

The instruction encodings for several of the addressing modes use one or more extension words following the opcode. Because the encoding of this group of addressing modes is similar, they are collectively given the name Extended Addressing Modes (EAM). The Extended Addressing Modes for compact and segmented or linear mode are shown in Table 5-1 below. Refer to Section 6.4.3 for more information about Extended Addressing Modes.

Table 5-1. Extended Addressing Modes

Compact Segmented or Linear

Direct Address Direct Address
Index Index
Base Address
Base Index
Relative Address
Relative Index

Chapter 6. Instruction Set

	instruction Set		
6.1 INTRODUCTION	EX	dst,src	Exchange
	EXB		
This chapter describes the instruction set of the	EXL		
Z80,000 CPU. An overview of the instruction set,			
separated into functional groups, is presented	LD	dst,src	Load
first. Next, flags and condition codes are dis-	LDB		
cussed. Finally, a description is provided for	LDL		
each instruction, including a summary of the oper-			
ation, addressing modes, effect on flags, possible	LDA	dst,src	Load Address
exceptions, assembler language syntax, instruction			
formats, and simple examples. The bit patterns	LDAR	dst,src	Load Address Relative
used to encode various instruction fields are also			
described.	LDK	dst,src	Load Constant
	LDKL		
6.2 FUNCTIONAL SUMMARY	LDM	dst,src,num	Load Multiple
This section presents a functional overview of the	LDML	mask,src	Load Multiple Longwords
instruction set. The instructions are separated		dst,mask	
by function into eleven groups. Within each			
group, the salient features are described, such as	LDR	dst,src	Load Relative
available addressing modes, effect on flags, and	LDRB		
possible exceptions. The eleven functional groups	LDRL		
are:			
	POP	dst,src	Pop
 Load and Exchange 	POPL		
 Arithmetic 			
• Logical	PUSH	dst,src	Push
Program Control	PUSHL		
Bit Manipulation			
Bit Field		-	
 Rotate and Shift 	between re		memory. Among these
 Block Transfer and String Manipulation 			rt and Convert Unsigned
 Input/Output 	affect the	flags.	
• CPU Control			
Extended Instructions			eansfer a byte, word, or

6.2.1 Load and Exchange Instructions

U.Z.1 LUGG	and Exchange		modes or a register or immediate value can be loaded to a memory location. The Load Relative
Instruction	Operand(s)	Name of Instruction	instructions load a register to or from a memory
			location specified with the Relative addressing
CLR	dst	Clear	mode. Special compact encodings are provided for
CLRB			the following frequent operations: (1) loading
CLRL			any constant byte to a register; (2) loading a
			small constant (O to 15) word or longword to a
CVT	dst,src	Convert	register (Load Constant); and (3) loading an
			immediate value zero to a register or memory
CVTU	dst,src	Convert Unsigned	location (Clear).

longword of data from the source operand to the destination operand. A register can either be loaded with an operand using any of the addressing The Exchange instructions swap the byte, word, or longword contents of the source and destination operands. The contents of a register can be swapped with the contents of another register or memory location.

The Convert and Convert Unsigned instructions are used to move the byte, word, or longword source operand to a different-sized destination operand. The data can be moved in either direction between a register and another register or memory location. When the destination is longer than the source, Convert performs sign extension and Convert Unsigned performs zero extension. If the destination is shorter than the source, the instructions set the V flag when the lost information is significant. The Integer Overflow trap occurs when the IV bit in FCW is 1 and the Convert instruction sets the V flag.

The Load Multiple and Load Multiple Longwords instructions provide efficient saving and restoring of registers. They are most useful for moving simple data types that are more than four bytes long and for changing the process context at interrupts. The Load Multiple instruction allows any contiguous group of 1 to 16 word registers to be loaded to or from consecutive memory locations. The Load Multiple Longwords instruction allows up to 16 longword registers selected by a bit mask to be loaded to or from consecutive memory locations.

Stack operations for words and longwords are supported by the Push and Pop instructions. Any general-purpose register other than RO or RRO can be used as a stack pointer. The stack pointer is automatically decremented for Push and incremented for Pop. The source operand for Push and the destination operand for Pop can be specified using any of the addressing modes.

The Load Address instructions calculate the effective address of the source operand and load the destination with that address. The destination is a register and the source is specified with any of the Extended Addressing Modes (EAM) (see Section 5.4). These instructions are useful for manipulating segmented addresses and managing complex data structures.

6.2.2 Arithmetic Instructions

Instruction	Operand(s)	Name of Instruction	SUBB SUBL		
ADC ADCB ADCL	dst,src	Add with Carry	TESTA TESTAB TESTAL	dst	Test Arithmetic

add Addb Addl	dst,src	Add
CHK CHKB CHKL	dst,src	Check
CP CPB CPL	dst,src	Compare
DAB	dst	Decimal Adjust
DECB DECB	dst,src	Decrement
DECI DECIB DECL	dst,src	Decrement Interlocked
DIVL	dst,src	Divide
DIVUL	dst,src	Divide Unsigned
EXTS EXTSB EXTSL	dst	Extend Sign
INC INCB INCL	dst,src	Increment
INCIL	dst,src	Increment Interlocked
INDEXL	dst,sub,src	Index
MULT MULTL	dst,src	Multiply
MULTU MULTUL	dst,src	Multiply Unsigned
NEG Negb Negl	dst	Negate
SBC SBCB SBCL	dst,src	Subtract with Carry
SUB SUBB SUBL	dst,src	Subtract
TESTA TESTAB TESTAL	dst	Test Arithmetic

The arithmetic group consists of instructions for performing integer arithmetic. The basic instructions operate on unsigned binary integers or signed twos complement binary integers. Support is provided for Binary Coded Decimal (BCD) arithmetic and multiple precision arithmetic.

The arithmetic instructions generally affect the C, Z, S, and V flags. The byte versions of these instructions generally affect the D and H flags as well. The V flag indicates arithmetic overflow. The Integer Overflow Trap occurs when the IV bit in the FCW is 1 and the V flag is set after execution of an Add, Decrement, Decrement Interlocked, Divide, Divide Unsigned, Increment, Increment Interlocked, Negate, or Subtract instruction.

Add, Subtract, Multiply, Multiply Unsigned, Divide, and Divide Unsigned instructions operate on a destination operand in a register and a source operand specified by any addressing mode. The result of the operation is stored in the destination. Add and Subtract operate on bytes, words, or longwords. The Multiply instructions operate on words or longwords and compute a double-precision product. The Divide instructions operate on words or longwords, using a double-precision dividend.

The Increment and Decrement instructions add or subtract a small constant (1 to 16) to or from the destination operand. The result is stored in the destination. The operand may be a byte, word, or longword specified in a register or memory location. Increment Interlocked and Decrement Interlocked instructions are similar to Increment and Decrement, but interlock protection is used to fetch and store the destination operand in memory. Interlock protection is important for implementing critical counters referred to by multiple processors.

The Negate instructions perform twos complement on the destination operand in a register or memory location.

The Compare instructions compare (subtract) the source and destination operands and set the flags to reflect the result. The contents of a register can be compared with an operand specified using any addressing mode, and the contents of a memory location can be compared with an immediate value. The Test Arithmetic instructions are special, compact encodings for comparing a register or memory location with zero.

BCD operations are supported with the Decimal Adjust instruction. The DAB instruction is used following the binary addition or subtraction of bytes to adjust the destination operand, specified in a register, for correct BCD representation.

Multiple precision arithmetic is supported with the Add with Carry, Subtract with Carry, and Extend Sign instructions. These instructions operate on byte, word, or longword operands stored only in registers. The Extend Sign instructions compute a double-precision result.

The Check instructions are used to compare the signed byte, word, or longword source operand against lower and upper bounds. The source operand is specified in a register, and the bounds are specified as immediate values or in consecutive memory locations. If the source is out of bounds, a Bounds Check trap occurs.

The Index instruction is used either to compute an index into a one-dimensional array, or as one step in computing the index into a multiple-dimensional array. The signed subscript is compared against lower and upper bounds. If the subscript is out of bounds, an Index Error Trap occurs; otherwise, the lower bound is subtracted from the subscript, and the difference is added to the destination. The sum is then multiplied by the scale factor, and the product is stored back into the destination, which is the calculated array offset. The source and destination operands are specified in registers. The bounds and scale factor are specified as immediate values or in consecutive memory locations. All operands are the same size, either word or longword.

6.2.3 Logical Instructions

Instruction	Operand(s)	Name of Instruction
and Andb Andl	dst,src	And
COMB COML	dst	Complement
OR ORB ORL	dst,src	Or
TEST TESTB TESTL	dst	Test

XOR	dst,src	Exclusive Or
XORB		
XORL		

The logical group consists of instructions for performing logical operations on all bits of byte, word, or longword operands; the instructions set the Z and S flags according to the result. The byte versions affect the P flag as well, setting the P flag if the parity of the result is even.

The instructions And, Or, and Exclusive Or operate on a destination operand in a register and a source operand specified with any addressing mode. The appropriate logical operation is performed on bits of the operands, and the result is stored back into the destination.

The Complement instruction complements the bits of the destination operand; the result is stored back into the destination. The operand is a byte, word or longword specified in a register or memory location.

The Test instruction performs a logical Or of the destination operand and zero, and sets the flags according to the result. The operand is a byte, word, or longword specified in a register or memory location.

6.2.4 Program Control Instructions

Instruction	Operand(s)	Name of Instruction
BRKPT		Breakpoint
CALL	dst	Call
CALR		Call Relative
DJNZ DBJNZ DLJNZ	r,dst	Decrement and Jump if Not Zero
ENTER	mask,siz	Enter
EXIT		Exit
JP	cc,dst	Jump
JR	cc,dst	Jump Relative
RET	cc	Return
SC	src	System Call
TRAP	cc,src	Conditional Trap

This group consists of instructions that control program flow for jumps, loops, procedure calls, and exceptions. The instructions generally do not affect the flags, except when new Program Status is loaded for traps.

The Jump instruction loads the Program Counter (PC) with the effective address of the destination operand if the flags satisfy the specified condition. The destination is specified using any of the memory addressing modes. The Jump Relative instruction is a special, compact encoding used when the destination is within -254 to 256 bytes of the instruction location.

The Call instruction is used for calling procedures. The contents of the PC are pushed onto the processor stack, and the effective address of the destination operand is loaded into the PC. The destination operand is specified using any of the memory addressing modes. The Call Relative instruction is a special, compact encoding used when the destination operand is within -4092 to 4098 bytes of the instruction location.

The Enter instruction is executed at the beginning of a procedure to establish the procedure's environment. Enter adjusts the Frame Pointer and Stack Pointer registers to allocate a new activation record, which contains saved general-purpose registers, the Frame Pointer, the exception handler address, and local data. The instruction contains a bit mask indicating which general-purpose registers to save. The mask and the value of the Integer Overflow Enable bit in FCW are also saved in the activation record. The Call and Enter instructions provide the essential functions for linking procedures in high-level languages such as C and Pascal.

Corresponding to Call and Enter instructions are Return and Exit. Exit releases the activation record by adjusting the Stack Pointer and restoring the Frame Pointer. Exit also uses the mask saved by Enter to restore the saved general-purpose registers and Integer Overflow Enable bit. The Return instruction pops a value from the processor stack into the PC if the flags satisfy the specified condition.

The Decrement and Jump If Not Zero instructions are used to control loops, such as those implementing multiple-precision or decimal-string arithmetic. The specified byte, word, or longword register is decremented by one, and the result is stored back into the register. If the result is not zero, the PC is loaded with the effective address of the destination. The destination may

be specified using Relative Address addressing mode, at a location no more than 252 bytes (DJNZ, DBJNZ) or 250 bytes (DLJNZ) before the instruction.

The Breakpoint, System Call, and Conditional Trap instructions are all used to generate traps. The Breakpoint instruction is generally placed by a debugger at the first word of an instruction where a breakpoint is desired. The System Call instruction is used by programs operating in normal mode to request service from the operating system; the low-order byte of the instruction can be used to indicate the particular service desired. The Conditional Trap instruction generates a trap if the flags satisfy the specified condition. instruction can be used for software detection of run-time errors or other exceptions; a 4-bit field in the instruction word can be used to identify the cause of the trap. When one of these traps occurs, the CPU pushes the Program Status registers and instruction word onto the system stack, and loads new values into the Program Status registers from the Program Status Area. See Chapter 7 for more details about trap processing.

6.2.5 Bit Manipulation Instructions

Instruction	Operand(s)	Name of Instruction
BIT BITB BITL	dst,src	Bit Test
RES RESB RESL	dst,src	Reset Bit
SET SETB SETL	dst,src	Set Bit
TSET TSETB TSETL	dst	Test and Set
TCC TCCB TCCL	cc,dst	Test Condition Code

The instructions in this group are used to manipulate an individual bit in a byte, word, or longword destination operand. Set Bit is used to set a bit to 1; Reset Bit clears a bit to 0. The bit of the destination operand specified by the source operand is set or cleared, and the result is stored back into the destination. The Bit Test

instruction tests the bit of the destination specified by the source operand, and sets the Z flag to indicate the result. For "static"* bit operations, the source operand is specified by an immediate value and the destination operand may be in a register or memory location. For "dynamic" bit operations, the source and destination operands are in registers.

The Test Condition Code instruction sets the least-significant bit of the byte, word, or long-word destination register if the flags satisfy the specified condition. This instruction is useful for evaluating Boolean expressions.

The Test and Set instruction tests whether the destination is negative, then sets all bits in the destination to 1. Interlock protection is used to fetch and store the destination operand in memory. Test and Set is used to access semaphores protecting critical shared data structures in a tightly-coupled multiprocessor system.

6.2.6 Bit Field Instructions

Instruction	Operand(s)	Name of Instruction
EXTR EXTRU	dst, src, pos, siz	Extract Field
INSRT	dst, src, pos, siz	Insert Field

The instructions in this group are used to insert and extract bit fields. A bit field is 1 to 32 contiguous bits that can cross byte boundaries. One version of Extract (EXTR) is used to extract and sign-extend a field into the destination longword register. Another version of Extract (EXTRU) extracts and zero-extends the field. Insert is used to insert a field from the source longword register.

A bit field is specified by three operands as follows: (Figure 6-1).

 The origin of the bit string is the most-significant bit of a memory location or longword register. The origin is specified by the source operand for Extract and the destination operand for Insert.

^{*} The term "static" is used because the bit number is an immediate value that cannot change. "Dynamic" means the bit number is specified in a register and can change.




Figure 6-1. Bit Field

- The position of the field is the unsigned number of bits from the origin to the most-significant bit of the field. Position is measured in the direction of decreasing significance from the origin. The position of the origin is zero. The position is specified by an immediate value (0 to 31) or in a word or longword register. In the latter case the position may be any positive value.
- The size of the field is the number of bits in the field, between 0 and 31 inclusive, and represents fields of 1 to 32 bits. The size is specified by an immediate value or in a word or longword register.

A bit field in memory must be contained entirely within four consecutive bytes (i.e., the position modulo 8 plus the size operand must be less than or equal to 31). A bit field in a longword register must be entirely contained within the register (i.e., the position plus the size operand must be less than or equal to 31).

Note that the direction of increasing bit number for field position is opposite to Figure 2-1.

6.2.7 Rotate and Shift Instructions

Instruction	Operand(s)	Name of Instruction
RL RLB RLL	dst,src	Rotate Left
RLC RLCB RLCL	dst,src	Rotate Left through Carry
RLDB	dst,src	Rotate Left Digit
RR RRB RRL	dst,src	Rotate Right
RRC RRCB RRCL	dst,src	Rotate Right through Carry

RRDB	dst,src	Rotate Right Digit
SDA SDAB SDAL	dst,src	Shift Dynamic Arithmetic
SDL SDLB SDLL	dst,src	Shift Dynamic Logical
SLA SLAB SLAL	dst,src	Shift Left Arithmetic
SLL SLLB SLLL	dst,erc	Shift Left Logical
SRA SRAB SRAL	dst,src	Shift Right Arithmetic
SRL SRLB SRLL	dst,src	Shift Right Logical

This group of instructions provides for rotating and shifting of bytes, words, and longwords of data located in general-purpose registers. The Rotate and Shift instructions affect the C, Z, S, and P/V flags.

The Rotate instructions rotate the contents of the destination register left or right by an amount specified by the source operand. The source is an immediate value of one or two. Rotation is performed on the destination alone or, for multiple precision arithmetic, on both the destination and Carry bit. The digit rotation instructions RLDB and RRDB are useful for manipulating BCD data.

The Shift instructions shift the contents of the destination register left or right by an amount specified by the source operand. The value of the source operand can be any amount between zero and the number of bits in the destination. For "static" shift operations, the source is specified

8225-011

			Z80,	000 Instruction D	Descriptions and Formats			
•	ediate value;	for "dynamic" shift pecified in a register.	TRDB	dst,src,r	Translate and			
Both logical	and arithmetic	shifts are supported. curs when the IV bit of	TRDRB	Translate, Decrement and Repeat				
	the V flag is c shift instruc	set after execution of tion.	TRIB	dst,src,r	Translate and Increment			
6.2.8 Block	Transfer and Si	tring Manipulation	TRIRB	dst,src,r	Translate, Increment and Repeat			
Instructions			TRTDB	src1,src2,r	Translate, Test and Decrement			
Instruction	Operand(s)	Name of Instruction	TRTDRB	src1,src2,r	Translate, Test, Decrement, and Repeat			
CPD CPDB	dst,src,r,cc	Compare and Decrement	TRTIB	src1,src2,r	Translate, Test and Increment			
CPDL.			TRTIRB	src1,src2,r	Translate, Test, Increment and Repeat			
CPDR CPDRB CPDRL	dst,src,r,cc	Compare, Decrement and Repeat	This group of instructions provides a full comple- ment of string comparison, string translation, and block transfer operations. A block can be moved					
CPI CPIB CPIL	dst,src,r,cc	Compare and Increment	in memory, a string can be searched for a value, and two strings can be compared. instructions manipulate blocks or strings con ing up to 65,536 bytes, words, or longwords					
CPIR CPIRB CPIRL	dst,src,r,cc	Compare, Increment and Repeat	addition, a string containing up to 65,536 byt can be translated according to a table in memor or searched for a set of values specified by table in memory.					
CPSD CPSDB CPSDL	dst,src,r,cc	Compare String and Decrement	The block and string operands are specified usi Indirect Register addressing mode. When a stri is searched for a value, the value is located in register. The length of the block or stri					
CPSDRB CPSDRL	dst,src,r,cc	Compare String, Decrement and Repeat	is also lo	cated in a regist	er.			
CPSI CPSIB CPSIL	dst,src,r,cc	Compare String and Increment	All the block transfer and string manip operations can proceed through the data in direction. Furthermore, the operations repeated automatically while decrementi length register until it is zero, or the					
CPSIR CPSIRB CPSIRL	dst,src,r,cc	Compare String, Increment and Repeat	operate on a single element with the length regis ter decremented by one and the pointer register properly adjusted. The second form can be use with other instructions in a loop to implemen					
LDDB	dst,src,r	Load and Decrement	•	ex string operati tructions set th	e P/V flag to indicate			
LDDL					er was decremented to and Compare instructions			
LDDR LDDRB LDDRL	dst,src,r	Load, Decrement and Repeat	set the C of the c instruction	, Z, and S flags comparison. Th ons set the Z flag	to indicate the result e Translate and Test g when one of the speci-			
LDIB LDIL	dst,src,r	Load and Increment	fied set o are unaffe		i. Otherwise, the flags			
	dab	1	•		these instructions are teration. Section 7.3.1			
LDIR LDIRB LDIRL	dst,src,r	Load, Increment and Repeat		more informatio				

6.2.9	Input/	Output	Instr	uctions
-------	--------	--------	-------	---------

orres impact	04.pc. 2.0.22.		transfer a hi	look (up to 4	55,536 bytes, words, or
Instruction	Operand(s)	Name of Instruction			n a peripheral port and
			-		and memory address are
IN	dst,src	Input		•	t Register addressing
INB			mode. The 1	ength of the	block is located in a
INL				-	ions are similar to the
			_		scribed in Section 6.2.7
IND	dst,src,r	Input and Decrement			ress remains unchanged
INDB		·	•	•	is adjusted. The P/V
INDL.				' - '	gth register is decre-
			mented to ze		etitive forms of these
INDR	dst,src,r	Input,Decrement and	instructions		ruptible after each
INDRB	,,-	Repeat	iteration.	4.7501	14p02010 0.001 000
INDRL			1001401011		
2. IDITE					
INI	dst,src,r	Input and Increment	6.2.10 CPU C	ontrol Instru	rtions
INIB	,,-				
INIL			Instruction	Operand(s)	Name of Instruction
			111001001011	Special (c)	
INIR	dst,src,r	Input, Increment and	COMFLG	flaq	Complement Flag
INIRB		Repeat	00.1 00		35p.133 1 1 2 g
INIRL			DI	int	Disable Interrupt
				2.10	5200510 15522455
OTDR	dst,src,r	Output, Decrement and	EI	int	Enable Interrupt
OTDRB	100,010,1	Repeat		1770	Emalo imoliapo
OTDRL	*	Короче	HALT		Halt
O I DIC			IIICI		Hart
OTIR	dst,src,r	Output, Increment and	IRET		Interrupt Return
OTIRB		Repeat	11121		incerrupe necurn
		Kepeac	LDCTL	dst,src	Load Control Register
OTIRL			LDCTLB	usc, sic	Load concrol Register
OUT	4-4	Outrock	LDCTLL		
OUT	dst,src	Output	LUCILL		
OUTB			LDND	dot one	Load Normal Data
OUTL				dst,src	Load Normal Data
OUTO			LDNDB		
OUTD	dst,src,r	Output and Decrement	LDNDL		
OUTDB			LOUT		
OUTDL			LDNI	dst,src	Load Normal
			LDNIB		Instruction
OUTI	dst,src,r	Output and Increment	LDNIL		
OUTIB					
OUTIL			LDPND	dst,src	Load Physical Address
			LDPNI		
			LDPSD		
		s group transfer data	LDPSI		
-	•	and a CPU register or			
memory. All	of these inst	ructions are privileged.	LDPS	src	Load Program Status
		longword of data can be	NOP		No Operation
transferred	between a per	ripheral port and a CPU			
register wit	h the Input a	and Output instructions.	PCACHE		Purge Cache
The port ac	ldress is spec	cified using the Direct			
Address or	Indirect Regi	ster addressing modes.	PTLB		Purge TLB
The single t	ransfer instru	ctions do not affect the			
flags.					

The other instructions in the group are used to

PTLBEND PTLBENI PTLBESD PTLBEST		Purge TLB Entry
PTLBN		Purge TLB Normal
RESFLG	flag	Reset Flag
SETFLG	flag	Set Flag

The instructions in this group perform privileged operations necessary for the operating system to control the CPU; only the No Operation and flag manipulation (COMFLG, LDCTLB, RESFLG, SETFLG) instructions can be executed in normal mode. The only instructions that affect the flags are the flag manipulation instructions, the instructions that load the FCW (IRET, LDCTL, LDPS), and the Load Physical Address instructions.

The Disable Interrupt and Enable Interrupt instructions control the Vectored Interrupt and Non-Vectored Interrupt enable bits in FCW. The enable bits can be separately cleared or set.

The Halt instruction halts the CPU.

The Interrupt Return instruction is used to return from an interrupt or trap handler. The Program Status registers are loaded with values popped from the system stack.

The Load Control instructions move data between a control register and a general-purpose register. The Load Program Status instruction loads the Program Status registers (PC, FCW) from memory. The memory location is specified using the IR or EAM addressing modes.

Load Normal Data and Load Normal Instruction are used in system mode to move data between a register and a memory location in either of the normal mode memory address spaces. The memory location is specified using the IR or EAM addressing modes.

The Load Physical Address instructions load the physical address of the source operand to the destination register. The source operand is specified using the IR or EAM addressing modes. These instructions set the flags to indicate the access protection of the logical address and whether the address translation was valid.

The Purge Cache instruction invalidates the cache contents. The Purge TLB instruction invalidates all address translation table entries in the

TLB. Individual TLB entries can be invalidated using the Purge TLB Entry instructions. All the normal mode TLB entries can be invalidated using the Purge TLB Normal instruction.

6.2.11 Extended Instructions

The Z80,000 architecture includes a powerful mechanism for extending the basic instruction set through the use of coprocessors known as Extended Processing Units (EPUs). For example, floating-point arithmetic is supported by the Z8070 Arithmetic Processing Unit. When an extended instruction is executed and the EPA bit in the FCW is 1, the CPU transfers the instruction to the EPU. The CPU also controls the transfer of data between the EPU and either memory or the CPU. If the EPA bit is 0, an Extended Instruction trap occurs to allow software emulation in systems that lack an EPU.

The CPU supports four types of extended instructions: EPU internal operations that do not require any data transfer; transfer of one to sixteen words of data between the EPU and consecutive word or longword general-purpose registers; transfer of one byte of data between the EPU and the flag byte of the FCW; and the transfer of one to sixteen bytes or words of data between the EPU and memory. The flags are affected only when the flag byte is loaded.

6.3 FLAGS AND CONDITION CODES

The Program Status includes six processor flags as follows: Carry (C), Zero (Z), Sign (S), Parity/Overflow (P/V), Decimal Adjust (D), and Half Carry (H). These flags are affected or tested by most instructions. Arithmetic, logical, and other instructions previously described modify the flags to indicate the result of the operation. Among the instructions that test whether or not the flags indicate a specified condition are Jump, Return, and Test Condition Code. For example, a Test instruction may be followed by a Jump:

The program branches to DONE if the TEST sets the Z flag, i.e., if R1 contains zero.

The Carry (C) flag is set to 1 following certain operations when there is a carry from or a borrow into the high-order bit position of the result.

For example, adding the 8-bit numbers 225 and 64 causes a carry out of bit 7 and sets the Carry flac:

		Bit									
		7	6	5	4	3	2	1	0		
				_	_	_	_	_			
	225	1	1	1	0	0	0	0	1		
+	64	0	1	0	0	0	0	0	0		
	289	0	0	1	0	0	0	0	1		
		1	=	Car	cy f	lag					

The Carry flag is important for implementing multiple-precision arithmetic (see the ADC, SBC instructions). It is also involved in the Rotate Left Through Carry (RLC) and Rotate Right Through Carry (RRC) instructions. These instructions are used to implement rotation or shifting of data.

The Zero (Z) flag is set to 1 when the result of certain operations is zero. This flag is useful to determine when a counter reaches zero. In addition, the block compare instructions use the Z flag to indicate when the specified comparison condition is satisfied.

The Sign (S) flag is set to 1 when the result of certain operations is negative (i.e., the most-significant bit is 1).

The Overflow (Y) flag is set to 1 when the result of certain operations cannot be represented as a twos complement number in the same precision as the destination. In the example below for 8-bit numbers, 120 is added to 105. The result, 225, cannot be represented in 8 bits; it appears to be -31. In such a case, the Overflow flag is set and only the low-order bits of the result are stored into the destination.

	Bit								
	7	6	5	4	3	2	1	0	
							_	_	
120	0	1	1	1	1	0	0	0	
+ 105	0	1	1	0	1	0	0	1	
225	1	1	1	0	0	0	0	1	
	1	=	0ve:	cflow	fla	ag se	et		

The Parity (P) flag is set to 1 when the result of logical operations on bytes has even parity (i.e., the number of 1 bits is even). The Overflow and Parity flags share the same bit in the FCW, hence the bit is named P/V.

The Decimal Adjust (D) and Half-Carry (H) flags are used for BCD arithmetic. Following the binary addition of two bytes, the D flag is set and the H flag indicates the carry from bit 3. Following the binary subtraction of two bytes the D flag is cleared and the H flag indicates the borrow from bit 3. Decimal arithmetic on BCD bytes is performed by first adding or subtracting the operands using binary arithmetic. Afterwards, the Decimal Adjust instruction adjusts the result for correct BCD representation.

The C, Z, S, and P/V flags are also used to control the operation of conditional instructions such as Jump. The operation of these instructions depends on whether the four flags satisfy a specified condition. Conditional instructions contain a 4-bit field, called the condition code, that specifies one of sixteen flag conditions to test. Table 6-1 lists the flag condition tested and the binary encodings for the condition codes.

6.4 NOTATION AND BINARY ENCODING

The rest of this chapter contains detailed descriptions for each instruction, listed in alphabetical order. This section describes the notational conventions used in the instruction descriptions and the binary encoding for some common instruction fields (e.g., register designation fields). The bit patterns for other instruction fields are shown explicitly in the instruction format.

An instruction's description begins with the instruction mnemonic and instruction name in the top part of the page. Privileged instructions are also identified as such at the top of the page.

The assembler language syntax is then given in a general form that covers all the variants of the instruction and the order of source, destination and other operands, along with a list of applicable addressing modes.

Example:

AND dst, src dst: R
ANDB src: R, IM, IR, EAM
ANDL

Table 6-1. Condition Codes

Code	Meaning	Flag Setting	Binary
F	Always false	-	0000
T	Always true	-	1000
Z	Zero	Z = 1	0110
NZ	Not zero	Z = 0	1110
C	Carry	C = 1	0111
NC	No carry	C = 0	1111
PL	Plus	S = 0	1101
MI	Minus	S = 1	0101
NE	Not equal	Z = 0	1110
EQ	Equal	Z = 1	0110
07	Overflow	V = 1	0100
NOV	No overflow	V = 0	1100
PE	Parity even	P = 1	0100
PO	Parity odd	P = 0	1100
GE	Greater than or equal	(S XOR V) = 0	1001
LT	Less than	(S XOR V) = 1	0001
GT	Greater than	(Z OR (S XOR V)) = 0	1010
LE	Less than or equal	(Z OR (S XOR V)) = 1	0010
UGE	Unsigned greater than or equal	C = 0	1111
ULT	Unsigned less than	C = 1	0111
UGT	Unsigned greater than	((C = 0) AND (Z = 0)) = 1	1011
ULE	Unsigned less than or equal	(C OR Z) = 1	0011

Some condition codes correspond to identical flag settings: Z-EQ, NZ-NE, C-ULT, NC-UGE, PE-OV, and PO-NOV. If no condition is specified, the default condition is T (always true).

The operation of the instruction is presented next, followed by a detailed discussion of the instruction, including the effect of the instruction on the processor flags. Exceptions that can occur for the instruction are listed next. Some exceptions, such as the Address Translation trap, can occur for any instruction. Only exceptions specific to the instruction are listed.

Finally, a table is presented showing the assembler language syntax and instruction format for each addressing mode and operand size. An assembler language example showing the use of the instruction is also given.

6.4.1 Assembler Language Syntax

The syntax is shown for each operand size (byte, word or longword). The invariant part of the syntax is given in upper case and must appear as shown. Lower case characters represent the variable part of the syntax, for which suitable values are substituted. The syntax is shown for the most basic form of the instruction recognized by the assembler. For example,

ADD Rd,#data

represents a statement of the form ADD R3,#35. The assembler also accepts variations such as ADD TOTAL, #NEW-DELTA where TOTAL, NEW and DELTA have been previously defined.

When the assembler syntax can be encoded in more than one format (e.g., LDB RHO, #1), the assembler generally uses the shortest encoding.

The following notation is used for registers:

The ending "s" or "d" for the register notation indicates either a source or destination operand, respectively. Address registers must be word registers in compact mode and longword registers in segmented or linear mode, as explained in footnotes to applicable instructions.

Several addressing modes are combined together in a group called Extended Addressing Modes (EAM).

The instruction encoding for these addressing modes requires one or more extension words following the opcode. In compact mode, the EAMs are Direct Address and Index (Base Address and Index addressing modes are equivalent in compact mode.) In segmented or linear mode, the EAMs are Direct Address, Index, Base Address, Base Index, Relative Address, and Relative Index. Where the symbol "eam" is found in the assembler syntax, any EAM can be used. Refer to Section 5.3 for the assembler syntax for particular addressing modes.

Conditional instructions specify a condition code, indicated by "cc" in the assembler syntax. Table 6-1 lists the assembler mnemonics for condition codes.

The assembler recognizes comments beginning with "//" and continuing to the end of the line.

6.4.2 Instruction Format

The binary encoding of each instruction is given as part of the instruction description. Some fields in the instruction contain symbols whose values are described below.

The symbol "W" is used for a single bit that distinguishes between the byte and word versions of the instruction. The bit takes the value 0 for byte versions and 1 for word versions.

Fields specifying registers are identified with the same symbol (Rs, RRd, etc.) used in the assembler language syntax. When the field cannot take the value 0, a notation of the form "Rs \neq 0" is used. Table 6-2 shows the binary encoding for register fields.

Table 6-2. Register Field Encoding

Code	Byte	Word	Long	Quad
0000	RHO	RO	RRO	RQO
0001	RH1	R1	RR16	RQ16
0010	RH2	R2	RR2	Unimplemented
0011	RH3	R3	RR18	Unimplemented
0100	RH4	R4	RR4	RQ4
0101	RH5	R5	RR20	RQ20
0110	RH6	R6	RR6	Unimplemented
0111	RH7	R7	RR22	Unimplemented
1000	RLO	R8	RR8	RQ8
1001	RL1	R9	RR24	RQ24
1010	RL2	R10	RR10	Unimplemented
1011	RL3	R11	RR26	Unimplemented
1100	RL4	R12	RR12	RQ12
1101	RL5	R13	RR28	RQ28
1110	RL6	R14	RR14	Unimplemented
1111	RL7	R15	RR30	Unimplemented

For bit field instructions, the position and size operands are specified by a 6-bit field. The operands can be immediate values or located in a word or longword register. The format of the field is shown below.

O n n n n n 5-bit immediate value (O to 31)

O r r r word register

o n r r r longword register

6.4.3 Extended Addressing Modes (EAM)

The format for instructions using an EAM includes an opcode word containing a 4-bit field indicated by "eam", followed by one, two, or three extension words. An example is shown below.

The following sections describe the various encoding possibilities for EAM. An EAM format specifies the three components of an effective address calculation: base address, index value, and displacement. Refer to Section 5.2 for more information about effective address calculations.

Assembler Language Syntax

instruction Format

ADDL RRd,eam

0 1	0,1,0	11	0	eam	RRd
	1, 2 0	7 3 ex	cte	nsion w	ords

6.4.3.1 Compact Mode. In compact mode, the EAM format is used for Direct Address or Index addressing modes. The opcode is followed by a single extension word containing the base address

used in effective address calculation. The eam field specifies a word index register (eam \neq 0) or no index register (eam=0).

Addressing Modes

Instruction Format

eam	Mode
0	DA
≠0	X (word index)

0 1		,	L_			е	aı	m		
			а	dc	ļŗe	95	S			

6.4.3.2 Segmented or Linear Mode. In segmented or linear mode, there are six EAM formats used for Direct Address, Index, Base Address, Base Index, Relative, and Relative Index addressing modes. The six formats are distinguished by the encoding of the most-significant bit and the four least-significant bits of the first extension word. The most frequently used formats require only a single extension word, but formats with two and three extension words are provided to access the entire


address space. The formats are described below.

The first format uses a single extension word to specify Base Address or Relative Address addressing modes. The eam field specifies the base address for the effective address calculation in a longword register (eam #0) or the Program Counter (eam =0). The extension word encodes a displacement in the range -8192 to 8191 inclusive.

Addressing Modes

Instruction Format

eam	Mode
0	RA
≠0	BA



The second format uses a single extension word to specify Base Address, Base Index, Relative Address, or Relative Index addressing modes. The eam field specifies the base address for the effective address calculation in a longword register (eam#0) or the Program Counter (eam=0).

The x field specifies an index register (x \neq 0) or no index register. When an index register is specified, the L field determines whether a longword (L=1) or word (L=0) register is used. The extension word encodes a displacement in the range -64 to 63 inclusive.

Addressing Modes

eam	X	L	Mode
0	0	0	RA
0	0	1	unimplemented
0	≠0	0	RX (word index)
0	≠0	1	RX (long index)
≠0	0	0	BA
≠0	0	1	unimplemented
≠0	≠0	0	BX (word index)
≠0	≠0	1	BX (long index)

Instruction Format

0	1	eam	
1	displacement	X	1 0 L 0

The third format uses three extension words to specify Base Address, Base Index, Relative Address, or Relative Index addressing modes. The encoding of the eam, x, and L fields is the same

as the previous format, but a 32-bit displacement is contained in the second and third extension words

Addressing Modes

eam	X	L	Mode
0	0	0	RA
0	0	1	unimplemented
0	≠ 0	0	RX (word index)
0	≠0	1	RX (long index)
≠0	0	0	BA
≠ 0	0	1	unimplemented
≠ 0	≠0	0	BX (word index)
≠ 0	≠0	1	BX (long index)

Instruction Format

0 1		eam			
10	00000	X	11	L	0
	displacem	ent (hig	ıh)		
	displacen	nent (lo	N)		


The fourth format uses three extension words to specify Direct Address or Index addressing modes. The base address used in the effective address calculation is contained in the second and third extension words. This format can be used to specify any address. The x field specifies an

index register (x \neq 0) or no index register (x = 0). When an index register is specified, the L field determines whether a longword (L = 1) or word (L = 0) register is used. Note that the eam field must be all 0s in this format.

Addressing Modes


X	L	Mode
0	0	DA
0	1	unimplemented
≠0	0	X (word index)
≠0	1	X (long index)

Instruction Format



The fifth format uses a single extension word to specify Direct Address or Index addressing modes. The base address used in the effective address calculation is encoded in the extension word. In segmented mode, this format can be used to specify addresses in a 64K-byte segment with the eight

least-significant bits of the segment number and eight most-significant bits of the offset equal to 0. In linear mode, the CPU similarly decodes the address in the extension word, but this format is less useful. The eam field specifies a word index register (eam \neq 0) or no index register (eam = 0).




The sixth format uses two extension words to specify Direct Address or Index addressing modes. The base address used in the effective address calculation is encoded in the extension words. In segmented mode, this format can be used to specify addresses in a 64K byte segment with the eight

least-significant bits of the segment number equal to 0. In linear mode, the CPU similarly decodes the address in the extension words, but this format is less often used. The eam field specifies a word index register (eam \neq 0) or no index register (eam = 0).

Addressing Modes

eam	Mode
0	DA
≠ 0	X (word index)

Instruction Format



6.4.4 Unimplemented Instruction Encodings

Section 6.5 lists all of the instruction encodings for which the CPU's operation is defined. Any instruction encodings not listed are unimplemented and must not be used. For most of the unimplemented instruction encodings, including all those with first byte 36_{16} or BF $_{16}$ and certain Z8000 opcodes described in Appendix A, an attempt to execute the instruction causes an Unimplemented

Instruction trap to occur. If a program erroneously uses an unimplemented instruction that does not trap, the CPU's operation is not specified; however, the CPU never performs an operation that could not otherwise be performed by executing a sequence of defined instructions. For example, a program executing in normal mode cannot gain access to privileged control registers or memory locations by executing an instruction with an unimplemented encoding.

ADC **Add With Carry**

Add With Carry

ADC dst, src **ADCB ADCL**

dst: R src: R

Operation:

dst ← dst + src + c

The source operand, along with the setting of the C flag, is added to the destination operand and the sum is stored in the destination. The contents of the source are not affected. Twos complement addition is performed. In multiple precision arithmetic, this instruction permits the carry from the addition of low-order operands to be carried into the addition of high-order operands.

Flags:

- C: Set if there is a carry from the most-significant bit of the result; cleared otherwise
- Z: Set if the result is zero; cleared otherwise
- S: Set if the result is negative; cleared otherwise
- V: Set if arithmetic overflow occurs, that is, if both operands were of the same sign and the result is of the opposite sign; cleared otherwise
- D: ADC, ADCL—unaffected; ADCB—cleared
 H: ADC, ADCL—unaffected; ADCB—set if there is a carry from the most-significant bit of the low-order four bits of the result; cleared otherwise

Exceptions: None

Addressing Mode	Assembler Language Syntax	Instruction Format
R:	ADC Rd, Rs ADCB Rbd, Rbs	10 11010 W Rs Rd
	ADCL RRd, RRs	01111010 0000 0010 10 110101 RRs RRd

Example:

Quadword addition can be done with the following instruction sequence, assuming RQ0 contains one operand and RQ4 contains the other operand:

ADDL RR2,RR6 //add low-order longwords

ADCL RR0,RR4

//add carry and high-order longwords

If RR0 contains %00000000, RR2 contains %FFFFFFFF, RR4 contains %00004320 and RR6 contains %00000001, then executing the two instructions above leaves the value %00004321 in RR0 and %00000000 in RR2.

ADD dst, src

ADDB ADDL dst: R

src: R, IM, IR, EAM

Operation:

dst ← dst + src

The source operand is added to the destination operand and the sum is stored in the destination. The contents of the source are not affected. Twos complement addition is performed.

Flags:

C: Set if there is a carry from the most-significant bit of the result; cleared otherwise

Z: Set if the result is zero; cleared otherwise **S:** Set if the result is negative; cleared otherwise

V: Set if arithmetic overflow occurs, that is, if both operands were of the same sign and the result is of the opposite sign; cleared otherwise

D: ADD, ADDL—unaffected; ADDB—cleared

H: ADD, ADDL—unaffected; ADDB—set if there is a carry from the most-significant bit of the low-order four bits of the result; cleared otherwise

Exceptions: Integer Overflow trap

Source Addressing Mode	Assembler Language Syntax	Instruction Format
R:	ADD Rd, Rs ADDB Rbd, Rbs	1000000 W Rs Rd
	ADDL RRd, RRs	10 010110 RRs RRd
IM:	ADD Rd, #data	00 000001 0000 Rd
		data
	ADDB Rbd, #data	00 000000 0000 Rbd
		data data
	ADDL RRd, #data	00 010110 0000 RRd
		data (high)
		data (low)
IR:	ADD Rd, @Rs1 ADDB Rbd, @Rs1	0 0 0 0 0 0 0 W Rs≠0 Rd
	ADDL RRd, @Rs1	00 010110 Rs≠0 RRd

Source Addressing Mode	Assembler Language Syntax	Instruction Format
EAM:	ADD Rd, eam ADDB Rbd, eam	0 1 0 0 0 0 0 W eam Rd 1, 2, or 3 extension words
	ADDL RRd, eam	0 1 0 1 0 1 1 0 eam RRd 1, 2, or 3 extension words
Example:	ADD R2, %1254 //ac Before instruction execution:	dd the word at %1254 to R2 in compact mode
	Memory 1252 1254 0 6 4 4 1256	R2 Flags B D 2 1 C Z S P/V D H c z s p d h
	After instruction execution: Memory 1252 1254 0 6 4 4 1256	R2 Flags C 3 6 5 C Z S P/V D H 0 0 1 0 d h

Note 1: Word register in compact mode, longword register in segmented or linear modes.

AND dst, src

ANDB ANDL dst: R

src: R, IM, IR, EAM

Operation:

dst ← dst AND src

A logical AND operation is performed between the corresponding bits of the source and destination operands, and the result is stored in the destination. A 1 bit is stored wherever the corresponding bits in the two operands are both 1s; otherwise a 0 bit is stored. The contents of the source are not affected.

Flags:

C: Unaffected

Z: Set if the result is zero; cleared otherwise

S: Set if the most-significant bit of the result is set; cleared otherwise

P: AND, ANDL— unaffected; ANDB — set if parity of the result is even; cleared otherwise

D: Unaffected H: Unaffected

Exceptions:

None

Source Addressing Mode	Assembler Language Syntax	Instruction Format
R:	AND Rd, Rs ANDB Rbd, Rbs	10 00011 W Rs Rd
	ANDL RRd, RRs	01111010 0000 0010 10 000111 RRs RRd
IM:	AND Rd, #data	00 000111 0000 Rd
		data
	ANDB Rbd, #data	00 000110 0000 Rbd
		data data
	ANDL RRd, #data	01111010 0000 0010
		00 000111 0000 RRd
		data (high)
		data (low)

Source Addressing Mode	Assembler Language Syntax	Instruction Format
IR:	AND Rd, @Rs ¹ ANDB Rbd, @Rs ¹	00 00011 W Rs≠0 Rd
	ANDL RRd, @Rs¹	01111010 0000 0010 00 000111 Rs≠0 RRd
EAM:	AND Rd, eam ANDB Rbd, eam	0 1 0 0 0 1 1 W eam Rd 1, 2, or 3 extension words
	ANDL RRd, eam	0 1 1 1 1 0 1 0 0 0 0 0 0 0 1 0 0 1 0 0 1 1 1 eam RRd 1, 2, or 3 extension words

Example:

ANDB RL3, # %CE

Before instruction execution:



After instruction execution:



Note 1: Word register in compact mode, longword register in segmented or linear modes.

BIT dst, src BITB dst: R, IR, EAM

BITL

src: IM

dst: R src: R

Operation:

Z ← NOT dst <src>

The specified bit within the destination operand is tested, and the Z flag is set to 1 if the specified bit is 0; otherwise the Z flag is cleared to 0. The contents of the destination are not affected. The bit number (the source) can be specified either as an immediate value (static), or as a word register that contains the value (dynamic). In the dynamic case, the destination operand must be in a register, and the source operand must be in a word register.

The bit number is a value from 0 to 7 for BITB, 0 to 15 for BIT, or 0 to 31 for BITL with 0 indicating the least-significant bit. Only the lower three bits of the source operand are used to specify the bit number for BITB, only the lower four bits are used for BIT, and only the lower five bits are used for BITL.

Flags:

C: Unaffected

Z: Set if specified bit is zero; cleared otherwise

S: Unaffected V: Unaffected D: Unaffected H: Unaffected

Exceptions:

None

Bit Test Static

Destination Addressing Mode	Assembler Language Syntax	Instruction Format
R:	BIT Rd, #b BITB Rbd, #b	10 10011 W Rd b
	BITL RRd, #b	01111010 0000 0010 10 10011 b RRd b
IR:	BIT @Rd ¹ , #b BITB @Rd ¹ , #b	0 0 1 0 0 1 1 W Rd≠0 b
	BITL @Rd ¹ , #b	01111010 0000 0010 0010011 b Rd ≠ 0 b
EAM:	BIT eam, #b BITB eam, #b	0 1 1 0 0 1 1 W eam b

Bit Test Static (Continued)

Addressing Mode	Assembler Language Syntax	Instruction Format
	BITL eam, #b	01111010 0000 0010
		01 10011 b eam b
		1, 2, or 3 extension words

Bit Test Dynamic

Addressing Mode	Assembler Language Syntax	Instruction Format
R:	BIT Rd, Rs BITB Rbd, Rs	00 10011 W 0000 Rs 0000 Rd 0000 0000
	BITL RRd, Rs	01111010 0000 0010
		00 100111 0000 Rs

Example:

If register RH2 contains %B2 (10110010), executing the instruction

BITB RH2, #0

leaves the Z flag set to 1.

Note 1: Word register in compact mode, longword register in segmented or linear modes.

BRKPT Breakpoint

BRKPT

Operation:

SP ← SP - 6 @ SP ← PS

SP ← SP - 2

@ SP ← instruction

PS ← Breakpoint trap PS

This is a one word instruction that causes a Breakpoint trap. This instruction can be used by a software debugger to replace the first word of the instruction where a

breakpoint is set.

Flags: Flags loaded from Program Status Area

Exceptions: Breakpoint trap

Addressing Mode	Assembler Language Syntax	Instruction Format
	BRKPT	01111010 0000 0001

CALL Call

CALL dst

dst: IR, EAM

Operation:

Compact
tmp -- EFFECTIVE ADDRESS (det

Segmented or Linear

 $tmp \leftarrow EFFECTIVE_ADDRESS (dst)$

tmp ← EFFECTIVE_ADDRESS (dst) SP ← SP - 4

 $SP \leftarrow SP - 2$ @SP \leftarrow PC

@SP ← PC

This instruction transfers control to a procedure or subroutine. The current contents of the Program Counter (PC) are pushed onto the top of the processor stack. The Stack Pointer (SP) pushed is R15 in compact mode, or RR14 in segmented or linear mode. (The PC value used is the address of the first instruction word following the

CALL instruction.) The destination address, which points to the first instruction of the called procedure, is then loaded into the PC. At the end of the called procedure, a RET instruction can be used to return control to the instruction following CALL. RET

pops the top of the processor stack back into the PC.

Flags:

No flags affected

Exceptions:

None

Destination Addressing Mode	Assembler Language Syntax	Instruction Format
IR:	CALL @Rd1	00 011111 Rd≠0 0000
EAM:	CALL eam	01 011111 eam 0000 1, 2, or 3 extension words

Example:

In compact mode, if the contents of the PC are %1000 and the contents of the Stack Pointer (R15) are %3002, executing the instruction

CALL %2520

causes the SP to be decremented to %3000, the value %1004 (the address following the CALL instruction with Direct Address mode specified) to be loaded into the word at location %3000, and the PC to be loaded with the value %2520. The PC now points to the address of the first instruction in the procedure to be executed.

CALRCall Relative

CALR dst

dst: RA

Operation:

Compact SP ← SP - 2 Segmented or Linear

SP ← SP - 4

@SP - PC

@SP ← PC

 $PC \leftarrow PC - (2 \times displacement)$

PC ← PC - (2 × displacement)

The current contents of the Program Counter (PC) are pushed onto the top of the processor stack. The Stack Pointer (SP) used is R15 in compact mode, or RR14 in segmented or linear mode. (The PC value used is the address of the first instruction word following the CALR instruction.) The destination address, which points to the first instruction of the called procedure, is calculated and then loaded into the PC.

At the end of the called procedure, a RET instruction can be used to return control of the instruction following CALR. RET pops the top of the processor stack back into the PC.

The destination address is calculated by subtracting twice the displacement in the instruction from the current value of the PC. The displacement is a 12-bit signed value in the range –2048 to 2047. Thus, the destination address must be in the range –4092 to 4098 bytes from the start of the CALR instruction. The assembler automatically calculates the displacement by subtracting the address given by the programmer from the PC value of the following instruction and dividing the result by

ı	F,	la	a	s:	

No flags affected

Exceptions:

None

Destination Addressing Mode	Assembler Language Syntax	Instruction Format
RA:	CALR address	1 1 0 1 displacement

Example:

In linear mode, if the contents of the PC are %00001000 and the contents of the SP (RR14) are %FFFF3002, executing the instruction

CALR PROC

causes the SP to be decremented to %FFFF3000, the value %00001002 (the address following the CALR instruction) to be loaded into the longword location %FFFF3000, and the PC to be loaded with the address of the first instruction in procedure PROC.

CHK Check

CHK dst, src

CHKB CHKL dst: R

src: IM, IR, EAM

Operation:

tmp ← EFFECTIVE_ADDRESS (src)

lower ← @tmp

if dst < lower then Bounds Check trap

tmp ← tmp + (1 if CHKB; 2 if CHK; 4 if CHKL)

upper ← @tmp

if dst > upper then Bounds Check trap

The destination is compared against the bounds specified by the source operand. If the destination is less than the lower bound or greater than the upper bound, a Bounds Check trap occurs. The destination and bounds are compared as signed integers. The contents of the source and destination are not affected.

The source specifies the lower bound. The upper bound is located at the next consecutive byte, word, or longword.

Flags:

No flags affected.

Exceptions:

Bounds Check trap

ource dressing Mode	Assembler Language Syntax	Instruction	n Format
IM:	CHK Rd, #lower, #upper	00 001101	0000 1010
		0 0 0 0 Rd	0000 0000
		lov	ver
		up	per
	OURD Died Wesser Wasser		
	CHKB Rbd, #lower, #upper	00 001100	0000 1010
		0 0 0 0 Rbd	0000 0000
	·	lower	upper
	CHKL RRd, #lower, #upper		
	CHRL Hau, #lower, #upper	00 001101	0000 1011
		0000 RRd	0000 0000
		lower	(high)
		lowe	r (low)
		иррег	r (high)
		uppe	r (low)

Source Addressing Mode	Assembler Language Syntax	Instruction Format
IR:	CHK Rd, @Rs ¹ CHKB Rbd, @Rs ¹	0 0 0 0 1 1 0 W Rs≠0 1 0 1 0 0 0 0 0 Rd 0 0 0 0 0 0 0
	CHKL RRd, @Rs1	00 001101 Rs \(\pm 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
EAM:	CHK Rd, eam CHKB Rbd, eam	0 1 0 0 1 1 0 W eam 1 0 1 0 0 0 0 0 Rd 0 0 0 0 0 0 0 0 1, 2, or 3 extension words
	CHKL RRd, eam	0 1 0 0 1 1 0 1 eam 1 0 1 1 0 0 0 0 RRd 0 0 0 0 0 0 0 0 1, 2, or 3 extension words

If RR2 contains 11, executing the instruction

CHKL RR2, #0, #10

causes a Bounds Check trap because the value in RR2 is greater than the upper bound of 10.

CLR Clear

CLR dst CLRB CLRL

dst: R, IR, EAM

Operation:

dst ← 0

The destination is cleared to 0.

Flags:

No flags affected.

Exceptions:

None

Destination Addressing Mode	Assembler Language Syntax	Instruction Format
R:	CLR Rd CLRB Rbd	10 00110 W Rd 1000
	CLRL RRd	10 011100 RRd 0100
IR:	CLR @Rd1 CLRB @Rd1	00 00110 W Rd ≠ 0 1000
	CLRL @Rd1	00 011100 Rd≠0 0100
EAM:	CLR eam CLRB eam	0 1 0 0 1 1 0 W eam 1 0 0 0 1, 2, or 3 extension words
	CLRL eam	01 011100 eam 0100

Example:

In linear mode, if the longword at location %0000 ABBA contains 13, executing the instruction

CLRL %ABBA

leaves the value 0 in the longword at location %0000ABBA.

COM Complement

COM dst COMB COML dst: R, IR, EAM

Operation:

dst ← NOT dst

The contents of the destination are complemented (ones complement); all 1 bits are changed to 0, and vice-versa.

Flags:

C: Unaffected

Z: Set if the result is zero; cleared otherwise

S: Set if the most-significant bit of the result is set; cleared otherwise **P:** COM, COML—unaffected; COMB—set if parity of the result is even;

cleared otherwise

D: Unaffected

H: Unaffected

Exceptions:

None

Assembler Language Syntax	Instruction Format
COM Rd COMB Rbd	1000110 W Rd 0000
COML RRd	10 011100 RRd 0000
COM [@] Rd ¹ COMB [@] Rd ¹	00 00110 W Rd ≠ 0 0000
COML @Rd1	00 011100 Rd≠0 0000
COM eam COMB eam	0 1 0 0 1 1 0 W eam 0 0 0 0 0 1, 2, or 3 extension words
COML eam	01 011100 eam 0000
	COM Rd COMB Rbd COML RRd COMB @Rd¹ COMB @Rd¹ COML @Rd¹ COML @Rd¹

Example:

If register R1 contains %2552 (0010010101010010), executing the instruction

COM R1

leaves the value % DAAD (1101101010101101) in R1.

COMFLG

Complement Flag

COMFLG flag

Flag: C, Z, S, P, V

FLAGS<7:4> ← FLAGS<7:4> XOR instruction<7:4>

Operation:

Any combination of the C, Z, S, P or V flags can be complemented (each 1 bit is changed to 0, and vice-versa). If the bit in the instruction corresponding to a flag is 1, the flag is complemented; if the bit is 0, the flag is unchanged. All other bits in the Flags register are unaffected. Note that the P and V flags are represented by the same bit. There can be one, two, three or four operands in the assembly

language statement, in any order.

Flags:

C: Complemented if specified; unaffected otherwise Z: Complemented if specified; unaffected otherwise S: Complemented if specified; unaffected otherwise P/V: Complemented if specified; unaffected otherwise

D: Unaffected H: Unaffected

Exceptions:

None

Assembler Language Syntax	Instruction Format
COMFLG flags	10001101 CZSP/V 0101

Example:

If the C, Z, and S flags are all clear (=0), and the P flag is set (=1), executing the instruction

COMFLG P, S, Z, C

leaves the C, Z, and S flags set, and the P flag clear.

CP dst, src **CPB CPL**

dst: R

src: R, IM, IR, EAM

dst: IR, EAM src: IM

Operation:

dst - src

The source operand is compared to (subtracted from) the destination operand, and the flags are set accordingly. The flags can then be used for arithmetic and logical conditional jumps. Both operands are unaffected; the only action is the setting of the flags. Subtraction is performed by adding the twos complement of the source operand to the destination operand. There are two variants of this instruction: Compare Register compares the contents of a register against an operand specified by any of the basic addressing modes; Compare Immediate performs a comparison

between an operand in memory and an immediate value.

Flags:

- C: Cleared if there is carry from the most-significant bit of the result; set otherwise, indicating a borrow
- Z: Set if the result is zero; cleared otherwise
- S: Set if the result is negative; cleared otherwise
- V: Set if arithmetic overflow occurs, that is, if both operands were of opposite signs and the sign of the result is the same as the sign of the source; cleared otherwise
- D: Unaffected H: Unaffected

Exceptions:

None

Compare Register

Source Addressing Mode	Assembler Language Syntax	Instruction Format
R:	CP Rd, Rs CPB Rbd, Rbs	10 00101 W Rs Rd
	CPL RRd, RRs	10 010000 RRs RRd
IM:	CP Rd, #data	00 001011 0000 Rd
	CPB Rbd, #data	00 001010 0000 Rbd
	CPL RRd, #data	00 010000 0000 RRd
		data (high) data (low)

Source Addressing Mode	Assembler Language Syntax	Instruction Format
IR:	CP Rd, @Rs1 CPB Rbd, @Rs1	00 00101 W Rs≠0 Rd
	CPL RRd, @Rs1	00 010000 Rs≠0 RRd
EAM:	CP Rd, eam CPB Rbd, eam	0 1 0 0 1 0 1 W eam Rd 1, 2, or 3 extension words
	CPL RRd, eam	0 1 0 1 0 0 0 0 eam RRd 1, 2, or 3 extension words

Compare Immediate

Destination Addressing Mode	Assembler Language Syntax	Instruction Format
IR:	CP @Rd1, #data	00 001101 Rd ≠ 0 0001 data
	CPB @Rd ¹ , #data	00 001100 Rd ≠ 0 0001 data data
	CPL @Rd1, #data	0 0 0 0 1 1 0 1 Rd ≠ 0 0 0 1 1 data (high) data (low)
EAM:	CP eam, #data	0 1 0 0 1 1 0 1 eam 0 0 0 1 1, 2, or 3 extension words
	CPB eam, #data	01 001100 eam 0001
		1, 2, or 3 extension words data data

Destination Addressing Mode	Assembler Language Syntax	Instruction Format
	CPL eam, #data	0 1 0 0 1 1 0 1 eam 0 0 1 1 1, 2, or 3 extension words data (high) data (low)
Example:	In linear mode, if register RR4 contains %00000400, the byte at location %00000400 contains 2, and the source operand is the immediate value 3, executing the instruction CPB @RR4,#3 leaves the C flag set, indicating a borrow, the S flag set, and the Z and V flags	

Note 1: Word register in compact mode, longword register in segmented or linear modes.

cleared.

CPD

Compare and Decrement

CPD dst, src, r, cc CPDB dst: R src: IR

CPDR

Operation:

dst - src

AUTODECREMENT src (by 1 if CPDB; by 2 if CPD; by 4 if CPDL)

 $r \leftarrow r - 1$

This instruction is used to search a string of data for an element meeting the specified condition. The contents of the location addressed by the source register are compared to (subtracted from) the destination operand, and the Z flag is set to 1 if the condition code specified by "cc" is satisfied by the comparison; otherwise the Z flag is cleared to 0. See Section 6.3 for a list of condition codes. Both operands are unaffected.

The source register is then decremented by one if CPDB, by two if CPD, or by four if CPDL, thus moving the pointer to the previous element in the string. The word register specified by "r" (used as a counter) is then decremented by one. The source, destination and count registers must be distinct and non-overlapping registers.

Flags:

- C: Cleared if there is a carry from the most-significant bit of the result of the comparison; set otherwise, indicating a borrow
- **Z:** Set if the condition code specified by cc is satisfied by the comparison; cleared otherwise
- S: Set if the result of the comparison is negative; cleared otherwise
- V: Set if the result of decrementing r is zero; cleared otherwise
- D: Unaffected
- H: Unaffected

Exceptions:

None

Source Addressing Mode	Assembler Language Syntax	Instruction Format
IR:	CPD Rd, @Rs1, r, cc CPDB Rbd, @Rs1, r, cc	1011101 W Rs ≠ 0 1000
	. ,	0000 r Rd cc
	CPDL RRd, @Rs1, r, cc	10111001 Rs≠0 1000
		0000 r RRd cc

Example:

In linear mode, if register RH0 contains %FF, register RR4 contains %00004001, the byte at location %4001 contains %00, and register R3 contains 5, executing the instruction

CPDB RH0, @RR4, R3, EQ

leaves the Z flag cleared since the result of the comparison was not "equal." Register RR4 contains the value %00004000 and R3 contains 4. In compact mode, a word register must be used instead of RR4.

CPDR Compare, Decrement and Repeat

CPDR dst, src, r, cc dst: R
CPDRB src: IR
CPDRL

Operation:

repeat

dst − src

AUTODECREMENT src (by 1 if CPDRB; by 2 if CPDR; by 4 if CPDRL)

r ← r − 1

until cc is satisfied or r = 0

This instruction is used to search a string of data for an element meeting the specified condition. The contents of the location addressed by the source register are compared to (subtracted from) the destination operand, and the Z flag is set to 1 if the condition code specified by "cc" is satisfied by the comparison; otherwise the Z flag is cleared to 0. See Section 6.3 for a list of condition codes. Both operands are unaffected.

The source register is then decremented by one if CPDRB, by two if CPDR, or by four if CPDRL, thus moving the pointer to the previous element in the string. The word register specified by "r" (used as a counter) is then decremented by one. The entire operation is repeated until either the condition is satisfied or the result of decrementing r is zero. This instruction can search a string of length 1 to 65,536 data elements. The source, destination, and counter registers must be distinct and non-overlapping registers.

This instruction can be interrupted after each execution of the basic operation.

Flags:

- **C:** Cleared if there is a carry from the most-significant bit of the result of the last comparison; set otherwise, indicating a borrow
- **Z:** Set if the condition code specified by cc is satisfied by the last comparison; cleared otherwise
- S: Set if the result of the last comparison is negative; cleared otherwise
- V: Set if the result of decrementing r is zero; cleared otherwise
- D: Unaffected
- H: Unaffected

Exceptions:

Source Addressing Mode	Assembler Language Syntax	Instruction Format		
IR:	CPDR Rd, @Rs1, r, cc CPDRB Rbd, @Rs1, r, cc	1011101 W Rs ≠ 0 1100 0000 r Rd cc		
	CPDRL RRd, @Rs1, r, cc	10111001 Rs ≠ 0 1100 0000 r RRd cc		

In compact mode, if the string of words starting at location %2000 contains the values 0, 2, 4, 6 and 8, register R2 contains %2008, R3 contains 5, and R8 contains 5, executing the instruction

CPDR R3, @R2, R8, GT

leaves the Z flag set, indicating the condition was satisfied. Register R2 contains the value %2002, R3 still contains 5, and R8 contains 2. In segmented or linear mode, a longword register must be used instead of R2.

CPI Compare and Increment

CPI dst, src, r, cc dst: R
CPIB src: IR
CPIL

Operation:

dst - src

AUTOINCREMENT src (by 1 if CPIB; by 2 if CPI; by 4 if CPIL)

r **←** r − 1

This instruction is used to search a string of data for an element meeting the specified condition. The contents of the location addressed by the source register are compared to (subtracted from) the destination operand and the Z flag is set to 1 if the condition code specified by "cc" is satisfied by the comparison; otherwise the Z flag is cleared to 0. See Section 6.3 for a list of condition codes. Both operands are unaffected.

The source register is then incremented by one if CPIB, by two if CPI or by four if CPIL, thus moving the pointer to the next element in the string. The word register specified by "r" (used as a counter) is then decremented by one. The source, destination, and counter registers must be distinct and non-overlapping registers.

Flags:

- **C:** Cleared if there is a carry from the most-significant bit of the result of the comparison; set otherwise, indicating a borrow
- **Z**: Set if the condition code specified by cc is satisfied by the comparison; cleared otherwise
- S: Set if the result of the comparison is negative; cleared otherwise
- V: Set if the result of decrementing r is zero; cleared otherwise
- D: Unaffected
- H: Unaffected

Exceptions:

Source Addressing Mode	Assembler Language Syntax	Instruction Format		
IR:	CPI Rd, @Rs¹, r, cc CPIB Rbd, @Rs¹, r, cc	1011101 W Rs ≠ 0 0000 0000 r Rd cc		
	CPIL RRd, @Rs¹, r, cc	10111001 Rs≠0 0000 0000 r RRd cc		

This instruction can be used in a "loop" of instructions that searches a string of data for an element meeting the specified condition, but an intermediate operation on each data element is required. In compact mode, executing the following sequence of instructions "scans while numeric," that is, a string is searched until either an ASCII character outside the range "0" to "9" is found, or the end of the string is reached. This involves a range check on each character (byte) in the string. In segmented or linear mode, a longword register must be used instead of R1.

ın segme	nted or linear mod	je, a longword register mu	St be used instead of it.
LOOP	LD LDA LDB	R3, #STRLEN R1,STRSTART RL0,#'9'	//initialize counter //load start address //largest numeric char
LOOP:	CPB JR	@R1,#'0' ULT,NONNUMERIC	//test char < '0'
	CPIB JR	RLO, @R1, R3, ULE NZ, NONNUMERIC	//test char ≤ '9'
DONE:	JR	NOV, LOOP	//repeat until counter = 0
NONNU	MERIC:		//handle non-numeric char

Note 1: Word register in compact mode, longword register in segmented or linear modes.

CPIR Compare, Increment and Repeat

CPIR dst, src, r, cc CPIRB CPIRL dst: R src: IR

Operation:

repeat

dst - src

AUTOINCREMENT src (by 1 if CPIRB; by 2 if CPIR; by 4 if CPIRL)

r **←**r – 1

until cc is satisfied or r = 0

This instruction is used to search a string of data for an element meeting the specified condition. The contents of the location addressed by the source register are compared to (subtracted from) the destination operand, and the Z flag is set to 1 if the condition code specified by "cc" is satisfied by the comparison; otherwise the Z flag is cleared to 0. See Section 6.3 for a list of condition codes. Both operands are unaffected.

The source register is then incremented by one if CPIRB, by two if CPIR, or by four if CPIRL, thus moving the pointer to the next element in the string. The word register specified by "r" (used as a counter) is then decremented by one. The entire operation is repeated until either the condition is satisfied or the result of decrementing r is zero. This instruction can search a string of length 1 to 65,536 data elements. The source, destination, and counter registers must be distinct and non-overlapping registers.

This instruction can be interrupted after each execution of the basic operation.

Flags:

- **C:** Cleared if there is a carry from the most-significant bit of the result of the last comparison; set otherwise, indicating a borrow
- Z: Set if the condition code specified by cc is satisfied by the last comparison; cleared otherwise
- S: Set if the result of the last comparison is negative; cleared otherwise
- V: Set if the result of decrementing r is zero; cleared otherwise
- D: Unaffected
- H: Unaffected

Source Addressing Mode	Assembler Language Syntax	Instruction Format
IR:	CPIR Rd, @Rs ¹ , r, cc CPIRB Rbd,@Rs ¹ , r, cc	1011101 W Rs ≠ 0 0100 0000 r Rd cc
	CPIRL RRd, @Rs ¹ , r, cc	10111001 Rs≠0 0100

The following sequence of instructions (to be executed in compact mode) can be used to search a string for an ASCII return character. The pointer to the start of the string is set, the string length is set, the character (byte) to be searched for is set, and then the search is accomplished. Testing the Z flag determines whether the character was found. In segmented or linear mode, a longword register must be used instead of R1.

LDA	R1, STRSTART	
LD	R3, #STRLEN	
LDB	RL0, # % D	//hex code for return is D
CPIRB	RL0, @R1, R3, EQ	
JR	Z, FOUND	

Note 1: Word register in compact mode, longword register in segmented or linear modes.

CPSD

Compare String and Decrement

CPSD dst, src, r, cc CPSDB dst: IR src: IR

CPSDL

Operation:

dst - src

AUTODECREMENT dst and src (by 1 if CPSDB; by 2 if CPSD; by 4 if CPSDL)

 $r \leftarrow r - 1$

This instruction is used to compare two strings of data in order to test the specified condition. The contents of the location addressed by the source register are compared to (subtracted from) the contents of the location addressed by the destination register. The Z flag is set to 1 if the condition code specified by "cc" is satisfied by the comparison; otherwise the Z flag is cleared to 0. See Section 6.3 for a list of condition codes. Both operands are unaffected.

The source and destination registers are then decremented by one if CPSDB, by two if CPSD or by four if CPSDL, thus moving the pointers to the previous elements in the strings. The word register specified by "r" (used as a counter) is then decremented by one. The source, destination and count register must be distinct, non-overlapping registers.

Flags:

- C: Cleared if there is a carry from the most-significant bit of the result of the comparison; set otherwise, indicating a borrow.
- Z: Set if the condition code specified by cc is satisfied by the comparison; cleared otherwise
- S: Set if the result of the comparison is negative; cleared otherwise.
- V: Set if the result of decrementing r is zero; cleared otherwise
- D: Unaffected
- H: Unaffected

Exceptions:

Addressing Mode	Assembler Language Syntax	Instruction Format		
IR:	CPSD @Rd ¹ , @Rs ¹ , r, cc CPSDB @Rd ¹ , @Rs ¹ , r, cc	1011101 W Rs ≠ 0 1010 0000 r Rd ≠ 0 cc		
	CPSDL @Rd1, @Rs1, r, cc	10111001 Rs≠0 1010 0000 r Rd≠0 cc		

In linear mode, if register RR24 contains %00002000, the byte at location %00002000 contains %FF, register RR26 contains %00003000, the byte at location %00003000 contains %00, and register R4 contains 1, executing the instruction

CPSDB @RR24, @RR26, R4, UGE

leaves the Z flag set to 1 since the result of the comparison was "unsigned greater than or equal", and the V flag set to 1 to indicate that the counter R4 now contains 0. RR24 contains %00001FFF, and RR26 contains %00002FFF. In compact mode, word registers must be used instead of RR24 and RR26.

CPSDR Compare String, Decrement and Repeat

CPSDR dst, src,r, cc CPSDRB CPSDRL

dst: IR src: IR

Operation:

repeat

dst - src

AUTODECREMENT dst and src (by 1 if CPSDRB; by 2 if CPSDR; by 4 if CPSDRL)

r **←** r – 1

until cc is satisfied or r = 0

This instruction is used to compare two strings of data until the specified condition is true. The contents of the location addressed by the source register are compared to (subtracted from) the contents of the location addressed by the destination register. The Z flag is set to 1 if the condition code specified by "cc" is satisfied by the comparison; otherwise the Z flag is cleared to 0. See Section 6.3 for a list of condition codes. Both operands are unaffected.

The source and destination registers are then decremented by one if CPSDRB, by two if CPSDR, or by four if CPSDRL, thus moving the pointers to the previous elements in the strings. The word register specified by "r" (used as a counter) is then decremented by one. The entire operation is repeated until either the condition is satisfied or the result of decrementing r is zero. This instruction can compare strings of length 1 to 65,536 data elements. The source, destination, and counter registers must be distinct and non-overlapping registers.

This instruction can be interrupted after each execution of the basic operation.

Flags:

- **C:** Cleared if there is a carry from the most-significant bit of the result of the last comparison; set otherwise, indicating a borrow.
- **Z:** Set if the condition code specified by cc is satisfied by the last comparison; cleared otherwise
- S: Set if the result of the last comparison is negative; cleared otherwise
- V: Set if the result of decrementing r is zero; cleared otherwise
- D: Unaffected
- H: Unaffected

Exce	ptions:

Addressing Mode	Assembler Language Syntax	Instruction Format		
IR:	CPSDR @Rd ¹ , @Rs ¹ , r,cc CPSDRB @Rd ¹ , @Rs ¹ , r, cc	1011101 W Rs≠0 1110 0000 r Rd≠0 cc		
	CPSDRL @Rd1, @Rs1, r, cc	10111001 Rs ≠ 0 11110 0000 r Rd ≠ 0 cc		

In compact mode, if the words from location %1000 to %1006 contain the values 0, 2, 4, and 6, the words from location %2000 to %2006 contain the values 0, 1, 1, 0, register R13 contains %1006, register R14 contains %2006, and register R0 contains 4, executing the instruction

CPSDR @R13, @R14, R0, EQ

leaves the Z flag set to 1 since the result of the comparison was "equal" (locations %1000 and %2000 both contain the value 0). The V flag is set to 1 indicating R0 was decremented to zero. R13 contains %0FFE, R14 contains %1FFE, and R0 contains 0. In segmented or linear mode, longword registers must be used instead of R13 and R14.

CPSI

Compare String and Increment

CPSI dst, src, r, cc CPSIB

CPSIL

Operation:

dst - src

AUTOINCREMENT dst and src (by 1 if CPSIB; by 2 if CPSI; by 4 if CPSIL)

dst: IR

src: IR

r <-- r − 1

This instruction is used to compare two strings of data, in order to test the specified condition. The contents of the location addressed by the source register are compared to (subtracted from) the contents of the location addressed by the destination register. The Z flag is set to 1 if the condition code specified by "cc" is satisfied by the comparison; otherwise the Z flag is cleared to 0. See Section 6.3 for a list of condition codes. Both operands are unaffected.

The source and destination registers are then incremented by one if CPSIB, by two if CPSI or by four if CPSIL, thus moving the pointers to the next elements in the strings. The word register specified by "r" (used as a counter) is then decremented by one. The source, destination and count register must be distinct, non-overlapping registers.

Flags:

- **C:** Cleared if there is a carry from the most-significant bit of the result of the comparison; set otherwise, indicating a borrow
- Z: Set if the condition code specified by cc is satisfied by the comparison; cleared otherwise
- S: Set if the result of the comparison is negative; cleared otherwise
- V: Set if the result of decrementing r is zero; cleared otherwise
- D: Unaffected
- H: Unaffected

Exceptions:

Addressing Mode	Assembler Language Syntax	Instruction Format	
IR:	CPSI @Rd1,@Rs1,r,cc CPSIB @Rd1,@Rs1,r, cc	1011101 W Rs ≠ 0 0010 0000 r Rd ≠ 0 cc	
	CPSIL @Rd1, @Rs1, r, cc	10111001 Rs≠0 0010 0000 r Rd≠0 cc	

This instruction can be used in a "loop" of instructions that compares two strings until the specified condition is true, but where an intermediate operation on each data element is required. The following sequence of instructions (executed in compact mode), attempts to match a given source string to the destination string which is known to contain all upper-case characters. The match should succeed even if the source string contains some lower-case characters. This involves a forced conversion of the source string to upper-case (only ASCII alphabetic letters are assumed) by resetting bit 5 of each character (byte) to 0 before comparison.

l		LDA LDA	R1,SRCSTART R2,DSTSTART R3.#STRLEN	//load start addresses
	LOOP:	LD	N3,#31NLEN	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
		RESB CPSIB JR JR	@R1,#5 @R1,@R2, R3, NE Z, NOTEQUAL NOV, LOOP	//force upper-case //compare until not equal //exit loop if match fails //repeat until counter = 0
	DONE:			//match succeeds
NOTEQUAL:		L:	· ·	//match fails

In segmented or linear mode, longword registers must be used instead of R1 and R2.

CPSIR Compare String, Increment and Repeat

CPSIR dst,src,r,cc CPSIRB CPSIRL dst: IR src: IR

Operation:

repeat

dst - src

AUTOINCREMENT dst and src (by 1 if CPSIRB, by 2 if CPSIR; by 4 if CPSIRL)

 $r \leftarrow r - 1$

until cc is satisfied or r = 0

This instruction is used to compare two strings of data until the specified condition is true. The contents of the location addressed by the source register are compared to (subtracted from) the contents of the location addressed by the destination register. The Z flag is set to 1 if the condition code specified by "cc" is satisfied by the comparison; otherwise the Z flag is cleared to 0. See Section 6.3 for a list of condition codes. Both operands are unaffected.

The source and destination registers are then incremented by one if CPSIRB, by two if CPSIR, or by four if CPSIRL, thus moving the pointers to the next elements in the strings. The word register specified by "r" (used as a counter) is then decremented by one. The entire operation is repeated until either the condition is satisfied or the result of decrementing r is zero. This instruction can compare strings of length 1 to 65,536 data elements. The source, destination, and counter registers must be distinct and non-overlapping registers.

This instruction can be interrupted after each execution of the basic operation.

Flags:

- **C:** Cleared if there is a carry from the most-significant bit of the result of the last comparison; set otherwise, indicating a borrow.
- Z: Set if the condition code specified by cc is satisfied by the last comparison; cleared otherwise.
- S: Set if the result of the last comparison is negative; cleared otherwise
- V: Set if the result of decrementing r is zero; cleared otherwise
- D: Unaffected
- H: Unaffected

Exceptions:

Addressing Mode	Assembler Language Syntax	Instruction Format
IR: CPSIR @Rd1,@Rs1,r,cc CPSIRB @Rd1,@Rs1,r,cc		1011101 W Rs ≠ 0 0110 0000 r Rd ≠ 0 cc
	CPSIRL @Rd1,@Rs1,r,cc	10111001 Rs≠0 0110 0000 r Rd≠0 cc

The CPSIR instruction can be used to compare text strings for lexicographic order. (For most common character encodings — for example, ASCII and EBCDIC — lexicographic order is the same as alphabetic order for alphabetic text strings that do not contain blanks.)

Let S1 and S2 be text strings of lengths L1 and L2. According to lexicographic ordering, S1 is said to be "less than" or "before" S2 if either of the following is true:

- At the first character position at which S1 and S2 contain different characters, the character code for the S1 character is less than the character code for the S2 character.
- S1 is shorter than S2 and is equal, character for character, to an initial substring of S2.

For example, using the ASCII character code, the following strings are ascending lexicographic order:

A A B C A B C D A B D

Assume that the address of S1 is in RR2, the address of S2 is in RR4, the lengths L1 and L2 of S1 and S2 are in R0 and R1, and the shorter of L1 and L2 is in R6. The following sequence of instructions (executed in segmented or linear mode) will determine whether S1 is less than S2 in lexicographic order:

CPSIRB @RR2, @RR4, R6, NE

//scan to first unequal character //the following flags settings are possible: Z=0, V=1: Strings are equal through L1 character (Z=0, V=0 cannot occur). Z=1, V=0 or 1: A character position was found at which the strings are unequal. C=1 (S=0 or 1): The character in the RR2 string was less (viewed as numbers from 0 to 255, not as numbers from –128 to \pm 127). C=0 (S=0 or 1): The character in the RR2 string was not less

JR Z,CHAR_COMPARE
CP R0,R1
JR LT, S1_IS_LESS
JR S1_NOT_LESS
CHAR_COMPARE:
JR ULT, S1_IS_LESS

//if Z = 1, compare the characters //otherwise, compare string lengths

S1__NOT LESS:

//ULT is another name for C=1

S1_IS_LESS:

CVT Convert

CVTBW dst, src	dst: R
CVTBL	src: R, IR, EAM
CVTWB	or
CVTWL	dst: IR, EAM
CVTLB	src: R
CVTLW	

Operation:

dst ← CONVERSION (src)

The contents of the source are converted to the size of the destination and then stored into the destination. The contents of the source are not affected.

The source and destination are treated as signed integers. The size of the destination operand is indicated by the fourth letter of the opcode mnemonic (B, W, or L); the size of the source operand is indicated by the last letter. For CVTWB, CVTLB, and CVTLW the source is sign-extended to the size of the destination before storing. For CVTBW, CVTBL, and CVTWL the source is truncated to the size of the destination, keeping the less-significant bits, before storing. If the source cannot be exactly represented in the destination because of truncation, then the V flag is set to 1; otherwise the V flag is cleared to 0.

Flags:

C: Cleared

Z: Set if the result is zero; cleared otherwise

S: Set if the most-significant bit of the result is set; cleared otherwise.

V: CVTBW, CVTBL—set if the source is not in the range - 128 to 127; cleared otherwise; CVTWL—set if the source is not in the range - 32768 to 32767; cleared otherwise; CVTLB, CVTLW—cleared

D: Unaffected

H: Unaffected

Exceptions:

Integer Overflow trap

Convert Register

Source Addressing Mode	Assembler Language Syntax	Instruction Format
R:	CVTBW Rbd, Rs	01111000 000000001 10 100001 Rs Rbd
	CVTBL Rbd, RRs	0 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 1 1 1 0 0 1 0 1 0 0 0 RRs Rbd
	CVTWB Rd, Rbs	01111000 00100001 10 100000 Rbs Rd
	CVTWL Rd, RRs	0 1 1 1 1 0 0 0 0 0 1 0 0 0 0 1 1 0 0 1 0 1

Source Addressing Mode	Assembler Language Syntax	Instruction Format
	CVTLB RRd, Rbs	01111000 00110001 10 100000 Rbs RRd
	CVTLW RRd, Rs	01111000 00110001 10 100001 Rs RRd
IR:	CVTBW Rbd, @Rs1	01111000 0000 0 011 00 100001 Rs ≠ 0 Rbd
	CVTBL Rbd, @Rs1	01111000 00000011 00 010100 Rs≠0 Rbd
	CVTWB Rd, @Rs1	01111000 00100011 00 100000 Rs≠0 Rd
	CVTWL Rd, @Rs1	01111000 00100011 00 010100 Rs≠0 Rd
	CVTLB RRd, @Rs1	01111000 00110011 00 100000 Rs≠0 RRd
	CVTLW RRd, @Rs1	01111000 00110011 00 100001 Rs ≠ 0 RRd
EAM:	CVTBW Rbd, eam	0 1 1 1 1 0 0 0 0 0 0 0 0 1 1 0 1 1 0 0 0 0
	CVTBL Rbd, eam	0 1 1 1 1 0 0 0 0 0 0 0 0 1 1 0 1 0 1 0
	CVTWB Rd, eam	0 1 1 1 1 0 0 0 0 0 1 0 0 0 1 1 0 1 1 0 0 0 0

Source Addressing Mode	Assembler Language Syntax	Instruction Format
	CVTWL Rd, eam	0 1 1 1 1 0 0 0 0 0 1 0 0 0 1 1 0 1 0 1
	CVTLB RRd, eam	0 1 1 1 1 0 0 0 0 0 1 1 0 0 1 1 0 1 1 0 1 1 1 1 0 0 0 0 0 0 eam RRd 1, 2, or 3 extension words
	CVTLW RRd, eam	0 1 1 1 1 0 0 0 0 0 1 1 0 0 1 1 0 1 1 0 1 1 1 0 1 1 0 0 0 0 1 eam RRd 1, 2, or 3 extension words

Convert Memory

estination Addressing Mode	Assembler Language Syntax	Instruction Format
IR:	CVTBW @Rd1, Rs	01111000 0010 0101 00 101110 Rd≠0 Rs
	CVTBL @Rd1, RRs	01111000 0011 0101 00 101110 Rd ≠ 0 RRs
	CVTWB @Rd1, Rbs	01111000 0000 0101 00 101111 Rd≠0 Rbs
	CVTWL @Rd1, RRs	01111000 0011 0101 00 101111 Rd≠0 RRs
	CVTLB @Rd¹, Rbs	01111000 0000 0101 00 011101 Rd≠0 Rbs
	CVTLW @Rd1, Rs	01111000 0010 0101 00 011101 Rd≠0 Rs

Destination Addressing Mode	Assembler Language Syntax	Instruction Format
EAM:	CVTBW eam, Rs	0 1 1 1 1 0 0 0 0 0 1 0 0 1 0 1 0 1 0 1
	CVTBL eam, RRs	0 1 1 1 1 0 0 0 0 0 1 1 0 1 0 1 0 1 1 0 1 1 1 0 0 0 eam RRs 1, 2, or 3 extension words
	CVTWB eam, Rbs	0 1 1 1 1 0 0 0 0 0 0 0 0 1 0 1 0 1 1 0 1 1 1 1
	CVTWL eam, RRs	0 1 1 1 1 0 0 0 0 0 1 1 0 1 0 1 0 1 0 1
	CVTLB eam, Rbs	0 1 1 1 1 0 0 0 0 0 0 0 0 1 0 1 0 1 0 1
	CVTLW eam, Rs	0 1 1 1 1 0 0 0 0 0 1 0 0 1 0 1 0 1 0 1

loads - 100 into longword register RR4. The S flag is set and the C, Z, and V flags

are cleared.

CVTUConvert Unsigned

CVTUBW dst, src dst: R

CVTUBL src: R, IR, EAM

CVTUWB

CVTUWL dst: IR, EAM cVTULB src: R

CVTULW

Operation: dst ← UNSIGNED_CONVERSION (src)

The contents of the source are converted to the size of the destination and then stored into the destination. The contents of the source are not affected.

The source and destination are treated as unsigned integers. The size of the destination operand is indicated by the fifth letter of the opcode (B, W, or L); the size of the source operand is indicated by the last letter. For CVTUWB, CVTULB, and CVTULW the source is zero-extended to the size of the destination before storing. For CVTUBW, CVTUBL, and CVTUWL the source is truncated to the size of the destination, keeping the less significant bits, before storing. If the source cannot be exactly represented in the destination because of truncation then the V flag is set to 1; otherwise the V flag is cleared to 0.

Flags:

C: Cleared

Z: Set if the result is zero; cleared otherwise

S: Set if the most-significant bit of the result is set; cleared otherwise.

V: CVTUBW, CVTUBL—set if the source is greater than 255; cleared otherwise CVTUWL—set if the source is greater than 65,535; cleared otherwise CVTULB,CVTULW—cleared

D: Unaffected

H: Unaffected

Exceptions: None

Convert Register Unsigned

Source Addressing Mode	Assembler Language Syntax	Instruction Format
R:	CVTUBW Rbd, Rs	01111000 0000 0000 10 100001 Rs Rbd
	CVTUBL Rbd, RRs	01111000 0000 0000 10 010100 RRs Rbd
	CVTUWB Rd, Rbs	01111000 0010 0000 10 100000 Rbs Rd
	CVTUWL Rd, RRs	01111000 0010 0000 10 010100 RRs Rd

Source Addressing Mode	Assembler Language Syntax	Instruction Format
	CVTULB RRd, Rbs	01111000 0011 0000 10 100000 Rbs RRd
	CVTULW RRd, Rs	01111000 0011 0000 10 100001 Rs RRd
IR:	CVTUBW Rbd, @ Rs1	01111000 0000 0010 00 100001 Rs ≠ 0 Rbd
	CVTUBL Rbd, @ Rs1	01111000 0000 0010 00 010100 Rs≠0 Rbd
	CVTUWB Rd, @ Rs1	01111000 0010 0010 00 100000 Rs≠0 Rd
	CVTUWL Rd, @ Rs1	01111000 0010 0010 00 010100 Rs≠0 Rd
	CVTULB RRd, @Rs1	01111000 0011 0010 00 100000 Rs≠0 RRd
	CVTULW RRd, @ Rs1	01111000 0011 0010 00 100001 Rs≠0 RRd
EAM:	CVTUBW Rbd, eam	0 1 1 1 1 0 0 0 0 0 0 0 0 1 0 0 1 1 0 0 0 0
	CVTUBL Rbd, eam	0 1 1 1 1 0 0 0 0 0 0 0 0 0 1 0 0 1 0 1
	CVTUWB Rd, eam	01111000 0010 0010 01 100000 eam Rd 1, 2, or 3 extension words

Source Addressing Mode	Assembler Language Syntax	Instruction Format
	CVTUWL Rd, eam	01111000 0010 0010
		01 010100 eam Rd
		1, 2, or 3 extension words
	CVTULB RRd, eam	01111000 0011 0010
		01 100000 eam RRd
		1, 2, or 3 extension words
	CVTULW RRd, eam	01111000 0011 0010
		01 100001 eam RRd
		1, 2, or 3 extension words

Convert Memory Unsigned

Destination Addressing Mode	Assembler Language Syntax	Instruction Format
IR:	CVTUBW @ Rd1, Rs	01111000 0010 0100 00 101110 Rd≠0 Rs
	CVTUBL @Rd1, RRs	01111000 0011 0100 00 101110 Rd≠0 RRs
	CVTUWB @ Rd1, Rbs	01111000 0000 0100 00 101111 Rd≠0 Rbs
	CVTUWL @ Rd1, RRs	01111000 0011 0100 00 101111 Rd≠0 RRs
	CVTULB @ Rd1, Rbs	011111000 0000 0100 00 011101 Rd≠0 Rbs
	CVTULW @ Rd1, Rs	01111000 0010 1100 00 011101 Rd≠0 Rs

Destination Addressing Mode	Assembler Language Syntax	Instruction Format
EAM:	CVTUBW eam, Rs	0 1 1 1 1 0 0 0 0 0 1 0 0 1 0 0 0 0 0 0
	CVTUBL eam, RRs	0 1 1 1 1 0 0 0 0 0 1 1 0 1 0 0 0 1 1 1 0 1 0 0 0 0 1 1 0 1 0 0 0 0 1 1 0 1 0 0 0 0 0 1 1 0 1 0
	CVTUWB eam, Rbs	0 1 1 1 1 0 0 0 0 0 0 0 0 1 0 0 0 1 1 0 1 1 1 1 1 eam Rbs 1, 2, or 3 extension words
	CVTUWL eam, RRs	01111000 0011 0100 01 101111 eam RRs 1, 2, or 3 extension words
	CVTULB eam, Rbs	0 1 1 1 1 0 0 0 0 0 0 0 0 1 0 0 0 1 0 1
	CVTULW eam, Rs	0 1 1 1 1 0 0 0 0 0 1 0 0 1 0 0 0 1 0 1 0 1 0 0 1

Note 1: Word register in compact mode, longword register in segmented or linear modes.

cleared.

DAB **Decimal Adjust**

DAB dst dst: R

Operation: dst ← DECIMAL_ADJUST (dst)

> The destination byte is adjusted to form two 4-bit BCD digits following a binary addition or subtraction operation on two BCD encoded bytes. Following addition (ADDB, ADCB) or subtraction (SUBB, SBCB), the table below indicates the operation performed:

Instruction	Carry Before DAB	Bits 4-7 Value (Hex)	H Flag Before DAB	Bits 0-3 Value (Hex)	Number Added To Byte	Carry After DAB	
	0	0-9	0	0-9	00	0	
	0	0-8	0	A-F	06	0	
ADDB	0	0-9	1	0-3	06	0	
ADCB	0	A-F	0	0-9	60	1	
	0	9-F	0	A-F	66	1	
	0	A-F	1	0-3	66	1	
	1	0-2	0	0-9	60	1	
	1	0-2	0	A-F	66	1	
	1	0-3	1	0-3	66	1	
SUBB	0	0-9	0	0-9	00	0	
SBCB	Ō	0-8	1	6-F	FA	0	
	1	7-F	0	0-9	A0	1	
	1	6-F	1	6-F	9A	1	

The operation is undefined if the destination byte was not the result of a binary addition or subtraction of BCD digits.

Flags:

C: Set or cleared according to the table above

Z: Set if the result is zero; cleared otherwise

S: Set if the most-significant bit of the result is set; cleared otherwise

V: Unaffected D: Unaffected

H: Unaffected

Exceptions: None

Assembler Language Addressing **Instruction Format** Mode **Syntax** R: DAB Rbd 10 110000 Rbd 0000

If addition is performed using the BCD values 15 and 27, the result should be 42. The sum is incorrect, however, when the binary representations are added in the destination location using standard binary arithmetic. As shown below, adding the two numbers using binary arithmetic gives a result of %3C, leaving the C and H flags clear.

Executing the DAB instruction adjusts this result so that the correct BCD representation is obtained.

DEC Decrement

DEC dst, src DECB DECL dst: R, IR, EAM

src: IM

Operation:

 $dst \leftarrow dst - src (src = 1 to 16)$

The source operand (a value from 1 to 16) is subtracted from the destination operand and the result is stored in the destination. Subtraction is performed by adding the twos complement of the source operand to the destination operand. If the source operand is omitted from the assembler language statement, the default value is 1

The value of the source field in the instruction is one less than the actual value of the source operand. Thus, the coding in the instruction for the source ranges from 0 to 15, which corresponds to the source values 1 to 16.

Flags:

C: Unaffected

Z: Set if the result is zero; cleared otherwise

S: Set if the result is negative; cleared otherwise

V: Set if arithmetic overflow occurs, that is, if the operands were of opposite sign and the sign of the result is the same as the sign of the source; cleared otherwise.

D: Unaffected

H: Unaffected

Exceptions:

Integer Overflow trap

Destination Addressing Mode	Assembler Language Syntax	Instruction Format
R:	DEC Rd, #n DECB Rbd, #n	10 10101 W Rd n-1
	DECL RRd, #n	01111010 0000 0010 10 101011 RRd n - 1
IR:	DEC [@] Rd ¹ , #n DECB [@] Rd ¹ , #n	00 10101 W Rd ≠ 0 n - 1
	DECL @Rd¹, #n	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
EAM:	DEC eam, #n DECB eam, #n	0 1 1 0 1 0 1 W eam n - 1 1, 2, or 3 extension words
	DECL eam, #n	0 1 1 1 1 0 1 0 0 0 0 0 0 0 1 0 0 1 1 0 1 0 1 1 eam n - 1 1, 2, or 3 extension words

If register RR10 contains %0000002A, executing the instruction DECL RR10 leaves the value %00000029 in RR10.

DECI Decrement Interlocked

DECI dst, src **DECIB**

dst: IR, EAM

src: IM

Operation:

 $dst \leftarrow dst - src (src = 1 to 16)$

The source operand (a value from 1 to 16) is subtracted from the destination operand and the result is stored in the destination. Subtraction is performed by adding the twos complement of the source operand to the destination operand. If the source operand is omitted from the assembly language statement, the default value is 1.

The value of the source field in the instruction is one less than the actual value of the source operand. Thus, the coding in the instruction for the source ranges from 0 to 15, which corresponds to the source values 1 to 16.

This is an interlocked instruction. No other interlocked accesses are permitted to the destination memory location between fetching and storing the result.

Flags:

C: Unaffected

Z: Set if the result is zero; cleared otherwise

S: Set if the result is negative; cleared otherwise

V: Set if arithmetic overflow occurs, that is, if the operands were of opposite sign and the sign of the result is the same as the sign of the source; cleared otherwise.

D: Unaffected

H: Unaffected

Exceptions:

Integer Overflow trap

Destination Addressing Mode	Assembler Language Syntax	Instruction Format
IR:	DECI [@] Rd ¹ , #n DECIB [@] Rd ¹ , #n	0 1 1 1 1 0 1 0 0 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 1 W Rd ≠ 0 n − 1
EAM:	DECI eam, #n DECIB eam, #n	0 1 1 1 1 0 1 0 0 0 0 0 0 1 0 0 0 1 0 1

Example:

This instruction can be used to allocate or release copies of a system resource in a multiprocessor environment. For example, several processes running on different processors can share use of a common page in memory. It is necessary to keep a reference counter for the number of active processes using the shared page. When one of these processes terminates, the reference counter is decremented. The DECI instruction should be used so that one processor completes the fetch and store of the counter in memory before any other processor accesses the counter.

DECI REFERENCE__COUNTER, #1

//decrement reference counter for shared page

DI **Disable Interrupt**

Privileged Instruction

DI Int

Int: VI, NVI

Operation:

If instruction < 0 > = 0 then NVI $\leftarrow 0$ If instruction < 1 > = 0 then $VI \leftarrow 0$

Any combination of the Vectored Interrupt (VI) or Non-Vectored Interrupt (NVI) control bits in the Flag and Control Word (FCW) are cleared to 0 if the corresponding bit in the instruction is 0, thus disabling the appropriate type of interrupt. If the corresponding bit in the instruction is 1, the control bit is not affected. All other bits in the FCW are not affected. There may be zero, one or two operands in the assembly language statement, in either order, specifying no source operand is equivalent to

specifying both VI and NVI.

Flags:

No flags affected.

Exceptions:

Privileged Instruction trap

 Assembler Language Syntax	Instruction Format
DI int	01111100 000000 7 7

Example:

If the NVI and VI control bits are set (1) in the FCW, executing the instruction

leaves the NVI control bit in the FCW set to 1 and the VI control bit in the FCW cleared to 0.

DIV dst, src dst: R

DIVL src: R, IM, IR, EAM

Operation:

Word: (dst is longword register, src is word):

dst<31:0> is divided by src<15:0>
(dst<31:0> = quotient × src<15:0> + remainder)

dst<15:0> ← quotient
dst<31:16> ← remainder

Longword: (dst is quadword register, src is longword):

dst<63:0> is divided by src<31:0>

(dst<63:0> = quotient × src<31:0> + remainder) dst<31:0> ← quotient dst<63:32> ← remainder

The destination operand (dividend) is divided by the source operand (divisor). The quotient is stored in the low-order half of the destination and the remainder is stored in the high-order half of the destination. The contents of the source are not affected. Both operands are treated as signed, twos complement integers. Division is performed so that the remainder is of the same sign as the dividend except when the remainder is 0 and the quotient sign is the exclusive OR of the signs of the dividend and divisor except when the quotient is 0. For DIV, the destination is a longword register and the source is a word value; for DIVL, the destination is a quadword register and the source is a longword value.

For proper instruction execution the "dst field" in the DIVL instruction encoding must specify a valid code for a quadword register.

There are four possible outcomes of the signed divide instruction.

CASE 1. If the divisor is 0, then the destination register is unmodified, the V and Z flags are set to 1, and the C and S flags are cleared to 0.

CASE 2. If the quotient is less than $-(2^{16}-1)$ or greater than $(2^{16}-1)$ for DIV or if the quotient is less than $-(2^{32}-1)$ or greater than $(2^{32}-1)$ for DIVL, then the destination register is unmodified. The V flag is set to 1, and the C, Z, and S flags are cleared to 0.

CASE 3. If the quotient is greater than $-(2^{15} + 1)$ and less than (2^{15}) for DIV or if the quotient is greater than $-(2^{31} + 1)$ and less than (2^{31}) for DIVL, then the quotient and remainder are left in the destination register as defined above. The V and C flags are cleared to 0 and the S and Z flags are set according to the value of the quotient.

CASE 4. If none of the above cases applies, then all of the remainder and all but the Sign bit of the quotient are left in the destination register. The V and C flags are set to 1, the Z flag is cleared to 0, and the S flag indicates the sign of the quotient. In this case, the S flag can be replicated into the high-order half of the destination to produce the twos complement representation of the quotient with the same precision as the original dividend.

Flags:

C: For CASE 4 set: cleared otherwise

Z: Set if the quotient or divisor is zero; cleared otherwise

S: For CASE 1 and CASE 2 cleared; for CASE 3 and CASE 4 set if the quotient is negative; cleared otherwise

V: For CASE 3 cleared; set otherwise

D: Unaffected H: Unaffected

Exceptions:

Integer Overflow trap

Source Addressing Mode	Assembler Language Syntax	Instruction Format
R:	DIV RRd, Rs	10 011011 Rs RR
	DIVL RQd, RRs	10 011010 RRs RQ
IM:	DIV RRd, #data	00 011011 0000 RRG
		data
	DIVL RQd, #data	00 011010 0000 RQ
		data (high)
		data (low)
IR:	DIV RRd, @Rs1	00 011011 Rs≠0 RRc
	DIVL RQd, @Rs1	00 011010 Rs≠0 RQc
EAM:	DIV RRd, eam	01 011011 eam RRc
		1, 2, or 3 extension words
	DIVL RQd, eam	01 011010 eam RQ
		1, 2, or 3 extension words

register R3 contains 6, executing the instruction

DIV RR0,R3

leaves the value %00040005 in RR0 (R1 contains the quotient 5 and R0 contains the remainder 4).

DIVUDivide Unsigned

DIVU dst, src DIVUL dst: R

src: R, IM, IR, EAM

Operation:

Word: (dst is longword register, src is word):

dst<31:0> is divided by src<15:0>

(dst<31:0> = quotient × src<15:0> + remainder)

dst<15:0> ← quotient

dst<31:16> ← remainder

Longword: (dst is quadword register, src is longword): dst < 63:0 > is divided by src < 31:0 > (dst < 63:0 > = quotient \times src < 31:0 > + remainder)

(dst<63:0> = quotient × src<31:0> + remainder dst<31:0> ← quotient dst<63:32> ← remainder

The destination operand (dividend) is divided by the source operand (divisor). The quotient is stored in the low-order half of the destination and the remainder is stored in the high-order half of the destination. The contents of the source are not affected. Both operands are treated as unsigned integers. For DIVU, the destination is a longword register and the source is a word value; for DIVUL, the destination is a

quadword register and the source is a longword value.

For proper instruction execution the "dst field" in the DIVUL instruction encoding must specify a valid code for a quadword register.

There are three possible outcomes of the unsigned divide instruction.

CASE 1. If the divisor is 0, then the destination register is unmodified, the V and Z flags are set to 1, and the C and S flags are cleared to 0.

CASE 2. If the quotient is greater than $(2^{16}-1)$ for DIVU or if the quotient is greater than $(2^{32}-1)$ for DIVUL, then the destination register is unmodified. The V flag is set to 1, and the C, Z, and S flags are cleared to 0.

CASE 3. If the quotient is less than 2¹⁶ for DIVU, or if the quotient is less than 2³² for DIVUL, then the quotient and remainder are left in the destination register as defined above. The V and C flags are cleared to 0 and the S and Z flags are set according to the value of the quotient, as described below.

Flags:

C: Cleared

Z: Set if the quotient or divisor is zero; cleared otherwise

S: For CASE 1 and CASE 2 cleared; for CASE 3 set if the most-significant bit of the result is set; cleared otherwise

V: For CASE 1 and CASE 2 set; cleared otherwise

D: Unaffected H: Unaffected

Exceptions:

Integer Overflow trap

Source Addressing Mode	Assembler Language Syntax	Instruction Format
R:	DIVU RRd, Rs	01111010 0000 0011 10 011011 Rs RRd
	DIVUL RQd, RRs	01111010 0000 0011 10 011010 RRs RQd
IM:	DIVU RRd, #data	01111010 0000 0011 00 011011 0000 RRd data
	DIVUL RQd, #data	01111010 0000 0011 00 011010 0000 RQd data (high)
IR:	DIVU RRd, @Rs1	01111010 0000 0011 00 011011 Rs≠0 RRd
	DIVUL RQd, @Rs1	01111010 0000 0011 00 011010 Rs≠0 RQd
EAM:	DIVU RRd, eam	01111010 0000 0011 01 011011 eam RRd
·	DIVUL RQd, eam	0 1 1 1 1 0 1 0 0 0 0 0 0 0 1 1 0 1 0 1

If longword register RR0 (composed of word registers R0 and R1) contains the value $\%\,00000\,\text{F00},$ executing the instruction

DIVU RR0,#%81

leaves the quotient %001D in R1 and the remainder %0063 in R0.

DJNZ **Decrement and Jump if Not Zero**

DJNZ cnt, dst cnt: R **DBJNZ** dst: RA DLJNZ

Operation:

cnt ← cnt – 1

If cnt \neq 0 then PC \leftarrow PC - (2 \times displacement)

The counter ("cnt") is decremented. If the contents of the counter are not zero after decrementing, the destination address is loaded into the Program Counter (PC). Otherwise, when the counter reaches zero, control falls through to the instruction following DJNZ, DBJNZ, or DLJNZ. This instruction provides a simple method of loop control.

The destination address is calculated by subtracting twice the displacement in the instruction from the updated value of the PC. The updated PC value is the address of the instruction word following the DJNZ, DBJNZ, or DLJNZ instruction. The displacement is a 7-bit positive value in the range 0 to 127. Thus, the destination address must be in the range -252 to 2 bytes from the start of the DJNZ or DBJNZ instruction or -250 to 4 bytes from the start of the DLJNZ instruction. The assembler automatically calculates the displacement by subtracting the PC value of the following instruction from the address given by the programmer and dividing the result by two.

Flags: No flags affected

Exceptions: None

Destination Addressing Mode	Assembler Language Syntax	Instruction Format
RA:	DJNZ Rcnt, address DBJNZ Rbcnt, address DLJNZ RRcnt, address	1111 R cnt W disp 01111010 0000 0010 1111 RR cnt 1 disp

DJNZ, DBJNZ and DLJNZ are typically used to control a "loop" of instructions. In this example for compact mode, 100 bytes are moved from one buffer area to another, and the Sign bit of each byte is cleared to 0. Register RH0 is used as the counter.

LOOP:	LDB LD LD	RH0,#100 R1,#SRCBUF R2,#DSTBUF	//initalize counter //load start address
LOOP.	LDB RESB LDB INC INC DBJNZ	RL0,@R1 RL0,#7 @R2, RL0 R1 R2 RH0, LOOP	//load source byte //mask off sign bit //store into destination //advance pointers //repeat until counter = 0
NEXT:		,	•

In segmented or linear mode, longword registers must be used instead of R1 and R2.

Privileged Instruction

Enable Interrupts

El int Int: VI, NVI

Operation:

If instruction < 0 > = 0 then NVI $\leftarrow 1$ If instruction < 1 > = 0 then VI $\leftarrow 1$

Any combination of the Vectored Interrupt (VI) or Non-Vectored Interrupt (NVI) control bits in the Flag and Control Word (FCW) are set to 1 if the corresponding bit in the instruction is 0, thus enabling the appropriate type of interrupt. If the corresponding bit in the instruction is 1, the control bit is not affected. No other bits in the FCW are affected. There may be zero, one or two operands in the assembly language statement, in either order, specifying no source operand is equivalent to

specifying both VI and NVI.

Flags: No flags affected

Exceptions: Privileged Instruction trap

Assembler Language Syntax	Instruction Format
El int	01111100 000001

Example:

If the NVI control bit is set to 1 in the FCW, and the VI control bit is cleared 0, executing the instruction

El Vi

leaves both the NVI and VI control bits in the FCW set to 1.

ENTER Enter

ENTER mask, siz

mask: IM siz: IM

Operation:

```
tmp1 ← mask
if FCW.E/C then n ← 13
                                                  //segmented or linear mode
            else n ← 14
                                                  //compact mode
for i = n down to 8 do
                                                  //save registers
  if tmp1 <i> = 1 then push RR [2\timesi-16]
for i = 7 down to 0 do
  if tmp1 \langle i \rangle = 1 then push RR [2 \times i + 16]
tmp2 - tmp1
tmp2 <15> ← FCW.IV
if FCW.E/C then
                                                  //segmented or linear mode
                                                  //save FP
  push RR12
  push tmp2
                                                  //save mask word
  push 0
                                                  //initialize exception handler address
                                                  //(longword)
                                                 //compact mode
else
  push R14
                                                  //save FP
  push tmp2
                                                  //save mask word
  push 0
                                                  //initialize exception handler address
                                                  //(word)
FP ← SP
                                                 //allocate activation record
SP ← SP + siz
                                                 //reserve local storage
FCW.IV ← tmp1 < 15 >
```

This instruction is executed upon entering a procedure to allocate and initialize an activation record on the processor stack. The operation involves saving the specified general-purpose registers, saving and adjusting the Frame Pointer (FP), initializing the pointer to the procedure's exception handler, saving the current setting of the Integer Overflow trap enable bit, initializing the Integer Overflow trap enable bit, and reserving the local storage area.

The bits in the mask word operand (called the Enter Mask) correspond to general-purpose longword registers, as shown in Figure 6-2. When a mask bit is set to 1, the corresponding register is saved on the stack. Bit 15 of the Enter Mask corresponds to the setting of FCW.IV, the Integer Overflow trap enable bit, after the Enter instruction is executed. The Enter Mask is used to construct the Exit Mask, which is saved on the stack. The bits in the Exit Mask correspond to the longword registers that have been saved and the setting of FCW.IV before the Enter instruction is executed.

The activation record format in compact mode is shown in Figure 6-3a. After the saved PC, which has been pushed by the previous CALL or CALR instruction, the specified general-purpose longword registers are pushed on the stack. Next, the Frame Pointer (R14) is pushed on the stack, followed by the Exit Mask. Then a word containing 0 is pushed on the stack to initialize the pointer to the exception handler for the entered procedure. Finally, the size operand word is added to SP (R15), and FP is left pointing to the exception handler address.

The activation record format in segmented or linear mode, shown in Figure 6-3b, is similar. After the specified general-purpose longword registers are pushed onto the stack, the Frame Pointer (RR12) is pushed, followed by the Exit Mask. Then a longword containing 0 is pushed on the stack to initialize the exception handler pointer. Finally, the sign-extended size operand word is added to SP (RR14), and FP is left pointing to the exception handler address.




Figure 6-2. Enter Mask and Exit Mask Formats




Figure 6-3a. Activation Record Format (Compact Mode)

Figure 6-3b. Activation Record Format (Segmented or Linear Mode)

Flags:	No flags affected	
Exceptions:	None	
Addressing Mode	Assembler Language Syntax	Instruction Format
IM:	ENTER# enter_ __ mask,#siz	01111010 0000 0101
		entermask
		siz

Executing the instruction

ENTER #%05, #100

saves registers RR16 and RR20 on the stack, clears FCW.IV, and allocates an activation record with 100 bytes of local storage. $\frac{1}{2} \left(\frac{1}{2} \right) = \frac{1}{2} \left(\frac{1}{2} \right) \left(\frac{1}{$

dst: R

EX dst, src EXB EXL

src: R, IR, EAM

Operation:

tmp ← src

src ← dst dst ← tmp

The contents of the source operand are exchanged with the contents of the destination operand.

Flags:

No flags affected

Exceptions:

None

Source Addressing Mode	Assembler Language Syntax	Instruction Format
R:	EX Rd, Rs EXB Rbd, Rbs	10 10110 W Rs Rd
	EXL RRd, RRs	01111010 0000 0010 10 101101 RRs RRd
IR:	EX Rd, @Rs1 EXB Rbd, @Rs1	0 0 1 0 1 1 0 W Rs≠0 Rd
	EXL RRd, @Rs ¹	01111010 0000 0010 00 101101 Rs≠0 RRd
EAM:	EX Rd, eam EXB Rbd, eam	0 1 1 0 1 1 0 W Rs≠0 Rd address
	EXL RRd, eam	01111010 0000 0010
		0 1 1 0 1 1 0 1 Rs RRd 1, 2, or 3 extension words

Example:

If register R0 contains 8 and register R5 contains 9, executing the instruction

EX R0,R5

leaves the values 9 in R0 and 8 in R5.

EXIT

EXIT

Operation:

```
if FCW.E/C then
                                 //segmented or linear mode
  SP ← FP + 4
                                //skip over exception handler
                                //Exit Mask
  pop tmp1
                                 //restore FP
  pop RR12
  n <del>--- 13</del>
else
                                 //compact mode
  SP \leftarrow FP + 2
                                 //skip over exception handler
  pop tmp1
                                 //Exit Mask
                                 //restore FP
  pop R14
  n ← 14
for i = 0 to 7 do
  if tmp1<i>=1 then pop RR [2\timesi+16]
for i = 8 to n do
  if tmp1<i>= 1 then pop RR [2 \times i - 16]
FCW.IV ← tmp1 < 15>
```

This instruction removes an activation record created with the ENTER instruction. (See the description of the ENTER instruction for more detailed information about the activation record and Exit Mask formats.)

In compact mode, first the value of the Frame Pointer (R14) is incremented by two and loaded into SP (R15), removing the local storage area and exception handler pointer from the processor stack. Next, the Exit Mask and Frame Pointer are popped from the stack. Then, the longword registers specified by the Exit Mask are popped from the stack, and FCW.IV is loaded from bit 15 of the Exit Mask.

In segmented or linear mode, first the value of the Frame Pointer (RR12) is incremented by four and loaded into SP (RR14), removing the local storage area and exception handler pointer from the processor stack. Next, the Exit Mask and Frame Pointer are popped from the stack. Then, the longword registers specified by the Exit Mask are popped from the stack, and FCW.IV is loaded from bit 15 of the Exit Mask

Flags:

No flags affected

Exceptions:

None

Assembler Language Syntax	Instruction Format
EXIT	01111010 0000 0110

Example:

At the end of a procedure that has been called using CALL or CALR instructions and that has been entered using the ENTER instruction, executing the instruction sequence

EXIT RET

returns control to the caller at the instruction following the CALL and leaves the caller's activation record on top of the stack.

EXTR Extract Field

EXTR dst, src, pos, siz

EXTRU

dst: R

src: R, IR, EAM pos: IM, R siz: IM, R

Operation:

dst ← src (pos,siz)

This instruction is used to extract a bit field from memory or a longword register and load it into a longword register. For a description of bit fields see Section 6.2.6.

The bits in the source field are loaded, right-justified, into the least-significant bits of the destination longword register. For EXTR the remaining bits in the destination are loaded with the most-significant bit of the field. For EXTRU the remaining bits in the destination are cleared to 0.

The position and size operands can be specified as immediate values in the range 0 to 31 or in a word or longword register. The assembler encodes each operand in a 6-bit field of the instruction with the following format:

Onnnn 1 Orrrr 1 1 rrrr 5-bit unsigned immediate value word register contains value longword register contains value

Flags:

C: Cleared

Z: Set if the result is zero; cleared otherwise

S: Set if the most-significant bit of the result is set; cleared otherwise

V: Cleared
D: Unaffected
H: Unaffected

Exceptions:

None

Source Addressing Mode	Assembler Language Syntax	Instruction Format
R:	EXTR RRd,RRs,pos,siz	10 011100 RRs 1010 RRd siz pos
	EXTRU RRd,RRs,pos,siz	10 011100 RRs 1011 RRd siz pos
IR:	EXTR RRd,@Rs ¹ ,pos,siz	00 011100 Rs≠0 1010 RRd siz pos
	EXTRU RRd, @Rs1,pos,siz	0 0 0 1 1 1 0 0 Rs ≠ 0 1 0 1 1 RRd siz pos

Source Addressing Mode	Assembler Language Syntax	Instruction Format
EAM:	EXTR RRd,eam,pos,siz	01 011100 eam 1010
		RRd siz pos
		1, 2, or 3 extension words
	EXTRU RRd,eam,pos,siz	01 011100 eam 1011
		RRd siz pos
		1, 2, or 3 extension words

EXTR RR6,RR4,#7,#3

extracts the 4-bit field 1001 beginning at the 7th bit from the most-significant bit of RR4 and leaves the sign-extended value % FFFFFFF9 in RR6. Note that the size operand (#3) has a value one less than the number of bits in the field (4).

EXTS Extend Sign

EXTSB dst dst: R
EXTS
EXTSL

Operation:

Byte

if dst<7> = 0 then $dst<15:8> \leftarrow 000...000$ else $dst<15:8> \leftarrow 111...111$

Word

if dst < 15 > = 0 then

dst<31:16> ← 000...000

else

dst<31:16> ← 111...111

Longword

if dst < 31 > = 0 then

dst < 63:32> ← 000...000

eise

dst<63:32> ← 111...111

The Sign bit of the low-order half of the destination operand is copied into all bit positions of the high-order half of the destination. For EXTSB the destination is a word; for EXTS and EXTSL, the destination is a longword register.

This instruction is useful in multiple precision arithmetic or for conversion of small signed operands to larger signed operands (for example, before a divide).

Flags:

No flags affected

Exceptions:

None

Destination Addressing Mode	Assembler Language Syntax	Instruction Format
R:	EXTSB Rd	10 110001 Rd 0000
	EXTS RRd	10 110001 RRd 1010
	EXTSL RQd	10 110001 RQd 0111

Example:

If longword register RR2 (composed of word registers R2 and R3) contains %12345678, executing the instruction

EXTS RR2

leaves the value %00005678 in RR2 (because the sign bit of R3 was 0).

HALT Halt

Privileged Instruction

	HALT	
Operation:	The CPU enters halted state (see Section 7.2), in which instruction execution ceases. Only the occurrence of reset or an enabled interrupt causes the CPU to leave halted state. After HALT is executed, the address of the instruction following HALT is in the PC, which will be saved on the system stack during interrupt processing	
Flags:	No flags affected	
Exceptions:	Privileged Instruction trap	
	Assembler Language Syntax	Instruction Format
	HALT	01111010 00000000

Privileged Instruction

IN dst, src dst: R INB src: IR, DA INL Operation dst ← src The contents of the source operand, an input port, are loaded into the destination register. I/O port addresses are 16 bits. Flags: No flags affected **Exceptions:** Privileged Instruction trap Source **Assembler Language** Addressing **Instruction Format Syntax** Mode IR: IN Rd, @Rs 00 11110 W Rs ≠ 0 Rd INB Rbd, @Rs INL RRd, @Rs 01111010 0000 0010 00 111101 Rs≠0 RRd DA: IN Rd, port 00 11101 W Rd 0100 INB Rbd, port port INL RRd, port 01111010 0000 0010 00 111011 RRd 0100 port

Example:

If register R6 contains the I/O port address %0123 and the port %0123 contains % FF, executing the instruction

INB RH2, @R6

leaves the value %FF in register RH2.

INC Increment

INC dst, src

dst: R, IR, EAM

INCB INCL src: IM

Operation:

 $dst \leftarrow dst + src (src = 1 to 16)$

The source operand (a value from 1 to 16) is added to the destination operand and the sum is stored in the destination. Twos complement addition is performed. If the source operand is omitted from the assembler language statement, the default value is 1

The value of the source field in the instruction is one less than the actual value of the source operand. Thus, the coding in the instruction for the source ranges from 0 to 15, which corresponds to the source values 1 to 16.

Flags:

C: Unaffected

Z: Set if the result is zero; cleared otherwise

S: Set if the result is negative; cleared otherwise

V: Set if arithmetic overflow occurs, that is, if both operands were of the same sign and the result is of the opposite sign; cleared otherwise

D: Unaffected

H: Unaffected

Exceptions:

Integer Overflow trap

Destination Addressing Mode	Assembler Language Syntax	Instruction Format
R:	INC Rd, #n INCB Rbd, #n	10 10100 W Rd n - 1
	INCL RRd, #n	01111010 0000 0010 10 101001 RRd n - 1
IR:	INC @Rd¹, #n INCB @Rd¹, #n	00 10100 W Rd = 0 n - 1
	INCL @Rd1, #n	01111010 0000 0010 00 101001 Rd≠0 n - 1
EAM:	INC eam, #n INCB eam, #n	0 1 1 0 1 0 0 W eam n - 1 1, 2, or 3 extension words
	INCL eam, #n	01111010 0000 0010 01 101001 eam n - 1 1, 2, or 3 extension words

If register RH2 contains %21, executing the instruction INCB RH2,#6 leaves the value %27 in RH2.

INCI

Increment Interlocked

INCI dst, src INCIB dst: IR, EAM src: IM

Operation:

 $dst \leftarrow dst + src (src = 1 to 16)$

The source operand (a value from 1 to 16) is added to the destination operand and the sum is stored in the destination. Twos complement addition is performed. If the source operand is missing from the assembler language statement, the default value is 1.

The value of the source field in the instruction is one less than the actual value of the source operand. Thus, the coding in the instruction for the source ranges from 0 to 15, which corresponds to the source values 1 to 16.

This is an interlocked instruction. No other interlocked accesses are permitted to the destination memory location between fetching and storing the result.

Flags:

C: Unaffected

Z: Set if the result is zero; cleared otherwise

S: Set if the result is negative; cleared otherwise

V: Set if arithmetic overflow occurs, that is, if both operands were of the same sign, and the result is of the opposite sign; cleared otherwise

D: Unaffected

H: Unaffected

Exceptions:

Integer Overflow trap

Destination Addressing Mode	Assembler Language Syntax	Instruction Format
IR:	INCI @Rd¹, #n INCIB @Rd¹, #n	01111010 0000 0100 0010100 W Rd≠0 n-1
EAM:	INCI eam, #n INCIB eam, #n	0 1 1 1 1 0 1 0 0 0 0 0 0 1 0 0 0 1 1 0 1 0 1 0 0 W eam n - 1 1, 2, or 3 extension words

Example:

This instruction can be used to allocate or release copies of a system resource in a multiprocessor environment. For example, several processes running on different processors can share use of a common page in memory. It is necessary to keep a reference counter for the number of active processes using the shared page. When a new process requires use of the page the reference counter is incremented. The INCI instruction should be used so that one processor completes the fetch and store of the counter in memory before any other processor accesses the counter.

INCI REFERENCE_COUNTER, #1

//increment reference counter //for shared page

Privileged Instruction

IND Input and Decrement

IND dst, src, r dst: IR
INDB src: IR
INDL

Operation:

dst ← src

AUTODECREMENT dst (by 1 if INDB; by 2 if IND; by 4 if INDL)

 $r \leftarrow r - 1$

This instruction is used for block input of strings of data. The contents of the I/O port addressed by the source word register are loaded into the memory location addressed by the destination register. I/O port addresses are 16 bits. The destination register is then decremented by one if INDB, by two if IND, or by four if INDL, thus moving the pointer to the previous element of the string in memory. The word register specified by "r" (used as a counter) is then decremented by one. The address of the I/O port in the source register is unchanged. The source, destination, and counter registers must be distinct and non-overlapping registers.

Flags:

C: Unaffected

Z: Unaffected

S: Unaffected

V: Set if the result of decrementing r is zero; cleared otherwise

D: Unaffected H: Unaffected

Exceptions:

Privileged Instruction trap

Addressing Mode	Assembler Language Syntax	Instruction Format
IR: IND @Rd ¹ , @Rs, r INDB @Rd ¹ , @Rs, r INDL @Rd ¹ , @Rs, r		0011101 W Rs ≠ 0 1000
		0000 r Rd ≠ 0 1000
	INDL @Rd ¹ , @Rs, r	01111010 0000 0010
		00111011 Rs≠0 1000
		0000 r Rd≠0 1000

Example:

In linear mode, if register RR24 contains %00004000, register R6 contains the I/O port address %0228, the port %0228 contains %05B9, and register R0 contains %0016, executing the instruction

IND @RR24, @R6, R0

leaves the value %05B9 in location %00004000, the value %00003FFE in RR24, and the value %0015 in R0. The V flag is cleared. Register R6 still contains the value %0228. In compact mode, a word register must be used instead of RR24.

INDEX Index

Operation:

INDEX dst, sub, src INDEXL

dst: R sub: R

sub: H src: IM,IR,EAM

tmp ← EFFECTIVE_ADDRESS (src) lower ← @tmp

if sub < lower then Index Error trap tmp ← tmp + (2 if INDEX; 4 if INDEXL)

upper ← @tmp

if sub > upper then Index Error trap tmp ← tmp + (2 if INDEX; 4 if INDEXL)

scale - @tmp

dst ← (dst + (sub - lower)) × scale

This instruction is used to check an array subscript and calculate the corresponding index value. For arrays with multiple dimensions, the instruction performs one step of the index calculation, accumulating the index value in the destination.

The subscript is compared against the bounds specified by the source operand. If the subscript is less than the lower bound or greater than the upper bound, then the destination and flags are unaffected and an Index trap occurs. If the subscript is in bounds, then the lower bound is subtracted from the subscript, the difference is added to the destination, the sum is multiplied by the scale factor, and the product is stored into the destination. The subscript, lower bound, upper bound, scale factor, and destination are all the same size, either word or longword. The operands are treated as signed integers. The contents of the subscript and source are not affected.

The source operand specifies the lower bound. The upper bound and scale factor are located at the next two consecutive words or longwords.

When the instruction is used appropriately, an Index trap occurs if the calculated index is outside the array. Hence, overflow is not detected during the index calculation. If overflow does occur during addition, only the less-significant word or longword of the sum is stored into the destination. If overflow does occur during multiplication, only the less-significant word or longword of the product is stored.

Flags:

- C: Unaffected if Index Error trap; cleared otherwise
- Z: Unaffected if Index Error trap; else set if the result is zero; cleared otherwise
- S: Unaffected if Index Error trap; else set if the most-significant bit of the result is set; cleared otherwise
- V: Unaffected if Index Error trap; cleared otherwise
- D: Unaffected
- H: Unaffected

Exceptions:

Index Error trap

Source Addressing Mode	Assembler Language Syntax	Instruction Format
IM:	INDEX Rd, Rsub, #lower,#upper, #scale	0 0 0 0 1 1 0 1 0 0 0 0 1 1 1 0 0 0 0 0
	INDEXL RRd, RRsub, #lower,#upper, #scale	0 0 0 0 1 1 0 1 0 0 0 0 1 1 1 1 1 0 0 0 0 0 RRsub RRd ≠ 0 0 0 0 0 0 lower (high) lower (low) upper (high) upper (low) scale (high) scale (low)
IR:	INDEX Rd, Rsub, @Rs1	00 001101 Rs ≠ 0 1110 0000 Rsub Rd ≠ 0 0000
	INDEXL RRd, RRsub, @Rs1	0 0 0 0 1 1 0 1 Rs ≠ 0 1 1 1 1 1 0 0 0 0 0 RRsub RRd ≠ 0 0 0 0 0
EAM:	INDEX Rd, Rsub, eam	0 1 0 0 1 1 0 1 eam 1 1 1 0 0 0 0 0 Rsub Rd ≠ 0 0 0 0 0 1, 2, or 3 extension words
	INDEXL RRd, RRsub, eam	0 1 0 0 1 1 0 1 eam 1 1 1 1 1 0 0 0 0 0 RRsub RRd ≠ 0 0 0 0 0 0 1, 2, or 3 extension words

The subscript values for a two-dimensional array of records range from 10 to 20 and from 1 to 100. Each record in the array is 12 bytes. The base address of the array is contained in RR2, the first subscript value is contained in RR6, and the second subscript value is in RR8. Executing the instruction sequence (in segmented or linear mode)

CLRL RR4

INDEXL RR4,RR6,#10,#20,#100

INDEXL RR4,RR8,#1,#100,#12

LDB RH0,RR2(RR4)

//initialize index register //check and accumulate first //subscript //calculate array index

//load first byte of record

loads the first byte of the indexed record into RH0.

Privileged Instruction INDR Input, Decrement and Repeat

INDR dst, src, r dst: IR
INDRB src: IR
INDRL

Operation:

repeat dst \leftarrow src AUTODECREMENT dst (by 1 if INDRB; by 2 if INDR; by 4 if INDRL) r \leftarrow r - 1 until r = 0

This instruction is used for block input of strings of data. The contents of the I/O port addressed by the source word register are loaded into the memory location addressed by the destination register. I/O port addresses are 16 bits. The destination register is then decremented by one if INDRB, by two if INDR, or by 4 if INDRL, thus moving the pointer to the previous element of the string in memory. The word register specified by "r" (used as a counter) is then decremented by one. The address of the I/O port in the source register is unchanged. The entire operation is repeated until the result of decrementing r is zero. This instruction can input from 1 to 65,536 data elements. The source, destination, and counter registers must be distinct, non-overlapping registers.

This instruction can be interrupted after each execution of the basic operation.

Flags:

C: Unaffected
Z: Unaffected
S: Unaffected
V: Set
D: Unaffected
H: Unaffected

Exceptions:

Privileged Instruction trap

Addressing Mode	Assembler Language Syntax	Instruction Format
IR: INDR @Rd ¹ , @Rs, r INDRB @Rd ¹ , @Rs, r INDRL @Rd ¹ , @Rs, r		0011101 W Rs \(\phi \) 1000 0000 r Rd \(\phi \) 0000
	INDRL @Rd ¹ , @Rs, r	01111010 0000 0010
		00111011 Rs≠0 1000
		0000 r Rd≠0 0000

In compact mode, if register R1 contains %202A, register R2 contains the I/O address %0AFC, and register R3 contains 8, executing the instruction

INDRB @R1, @R2, R3

inputs 8 bytes from the I/O port %0AFC and leaves them in descending order from %202A to %2023. Register R1 contains %2022, and R3 contains 0. R2 is not affected. The V flag is set. In segmented or linear mode, a longword register must be used instead of R1.

Privileged Instruction

INI Input and Increment

INI dst, src, r

INIB INIL dst: IR src: IR

Operation:

dst ← src

AUTOINCREMENT dst (by 1 if INIB; by 2 if INI; by 4 if INIL)

r **←** r − 1

This instruction is used for block input of strings of data. The contents of the I/O port addressed by the source word register are loaded into the memory location addressed by the destination register. I/O port addresses are 16 bits. The destination register is then incremented by one if INIB, by two if INII, or by four if INIL, thus moving the pointer to the next element of the string in memory. The word register specified by "r" (used as a counter) is then decremented by one. The address of the I/O port in the source register is unchanged. The source, destination, and counter registers must be distinct, non-overlapping registers.

Flags:

C: Unaffected

Z: Unaffected

S: Unaffected

V: Set if the result of decrementing r is zero; cleared otherwise

D: Unaffected H: Unaffected

Exceptions:

Privileged Instruction trap

Addressing Mode	Assembler Language Syntax	Instruction Format
IR:	INI [@] Rd ¹ , [@] Rs, r INIB [@] Rd ¹ , [@] Rs, r	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
	INIL [@] Rd ¹ , [@] Rs, r	01111010 0000 0010
		00111011 Rs≠0 0000
		0000 r Rd ≠ 0 1000

Example:

In compact mode, if register R4 contains %4000, register R6 contains the I/O port address %0229, the port %0229 contains %B9, and register R0 contains %0016, executing the instruction

INIB @R4, @R6, R0

leaves the value % B9 in location % 4000, the value % 4001 in R4, and the value % 0015 in R0. Register R6 still contains the value % 0229. The V flag is cleared. In segmented or linear mode, a longword register must be used instead of R4.

INIR Privileged Instruction Input, Increment and Repeat

INIR dst, src, r dst: IR INIRB src: IR INIRL

Operation:

repeat

dst ← src

AUTOINCREMENT dst (by 1 if INIRB; by 2 if INIR; by 4 if INIRL)

 $r \leftarrow r - 1$ until r = 0

This instruction is used for block input of strings of data. The contents of the I/O port addressed by the source word register are loaded into the memory location addressed by the destination register. I/O port addresses are 16 bits. The destination register is then incremented by one if INIRB, by two if INIR, or by four if INIRL, thus moving the pointer to the next element in the string in memory. The word register specified by "r" (used as a counter) is then decremented by one. The address of the I/O port in the source register is unchanged. The entire operation is repeated until the result of decrementing r is zero. This instruction can input from 1 to 65,536 data elements. The source, destination, and counter registers must be distinct, non-overlapping registers.

This instruction can be interrupted after each execution of the basic operation.

Flags:

C: Unaffected

Z: Unaffected

S: Unaffected

V: Set

D: Unaffected

H: Unaffected

Exceptions:

Privileged Instruction trap

Addressing Mode	Assembler Language Syntax	Instruction Format
IR: INIR @Rd ¹ ,@Rs, r INIRB @Rd ¹ , @Rs, r	0011101 W Rs ≠ 0 0000 0000 r Rd ≠ 0 0000	
	INIRL @ Rd¹, @ Rs, r	01111010 0000 0010 00111011 Rs≠0 0000 0000 r Rd≠0 0000

In compact mode, if register R1 contains %2023, register R2 contains the I/O port address %0551, and register R3 contains 8, executing the instruction

INIRB @R1, @R2, R3

inputs 8 bytes from port %0551 and leave them in ascending order from %2023 to %202A. Register R1 contains %202B, and R3 contains 0. R2 is not affected. The V flag is set. In segmented or linear mode, a longword register must be used instead of R1.

INSRT Insert Field

INSRT dst, src, pos, siz

dst: R, IR, EAM

src: R pos: R, IM siz: R, IM

Operation:

dst (pos, siz) ← src

This instruction is used to insert a bit field from a longword register into memory or a longword register. For a description of bit fields, see Section 6.2.6.

The bits in the destination field are loaded from the least-significant bits of the source register.

The position and size operands can be specified as immediate values in the range 0 to 31 or in a word or longword register. The assembler encodes each operand in a 6-bit field of the instruction with the following format:

0 n n n n n 5-bit unsigned immediate value
1 0 r r r r word register contains value
1 1 r r r r longword register contains value

Flags:

No flags affected

Exceptions:

None

Destination Addressing M ode	Assembler Language Syntax	Instruction Format
R:	INSRT RRd,RRs,pos,siz	1 0 0 1 1 1 0 0 RRd 0 1 1 0 RRs siz pos
IR:	INSRT @Rd¹,RRs,pos,siz	0 0 0 1 1 1 0 0 Rd ≠ 0 0 1 1 0 RRs siz pos
EAM:	INSRT eam,RRs,pos,siz	0 1 0 1 1 1 0 0 eam 0 1 1 0 RRs siz pos 1, 2, or 3 extension words

Example:

If register RR2 contains %0101012A (0000 0001 0000 0001 0000 0001 0010 1010) and register RR4 contains %FFFF FFFF, executing the instruction

INSRT RR4,RR2,#4,#6

Privileged Instruction

IRET Interrupt Return

IRET

Operation:

 $SP \leftarrow SP + 2$

//pop "identifier"

//pop FCW

pop tmp pop PC

if FCW.T then tmp<9> ← 1

FCW ← tmp

This instruction is used at the end of an exception handler routine to return to the program at the point where the exception occurred. First, an "identifier" word associated with the exception is popped from the stack. Then, the FCW and PC are popped from the stack.

After IRET is executed, the Trace Pending bit (FCW.TP) is set if bit 9 is set in the popped FCW or if the Trace Enable bit (FCW.T) was set before the instruction was executed. This allows tracing of exception handler routines for single-step debugging. This instruction may be executed in segmented or linear mode only; in compact mode, execution of this instruction is undefined.

Flags:

C: Loaded from system stack

Z: Loaded from system stack

S: Loaded from system stack

P/V: Loaded from system stack **D:** Loaded from system stack

H: Loaded from system stack

Exceptions:

Privileged Instruction trap

Assembler Language Syntax	Instruction Format
IRET	01111011 00000000

JP Jump

JP cc, dst

dst: IR, EAM

Operation:

If cc is satisfied, then PC ← EFFECTIVE_ADDRESS (dst)

A conditional jump transfers program control to the destination address if the condition specified by "cc" is satisfied by the flags in the FCW. See Section 6.3 for a list of condition codes. If the condition is satisfied, the Program Counter (PC) is loaded with the destination address; otherwise, the instruction following the JP instruction is executed. If no condition is specified, the jump is taken regardless of the flag settings.

Flags:

No flags affected

Exceptions:

None

Destination Addressing Mode	Assembler Language Syntax	Instruction Format
IR:	JP cc, @Rd1	0 0 0 1 1 1 1 0 Rd ≠ 0 cc
EAM:	JP cc, eam	01 011110 eam cc
		1, 2, or 3 extension words

Example:

If the C flag is set, executing the instruction (in compact mode)

JP C, %1520

replaces the contents of the PC with %1520, thus transferring control to that loca-

tion.

JR cc. dst

dst: RA

Operation:

if cc is satisfied then PC ← PC + (2 × displacement)

A conditional jump transfers program control to the destination address if the condition specified by "cc" is satisfied by the flags in the FCW. See Section 6.3 for a list of condition codes. If the condition is satisfied, the Program Counter (PC) is loaded with the destination address; otherwise, the instruction following the JR instruction is executed. If no condition is specified, the jump is taken regardless of the flag settings.

The destination address is calculated by adding twice the displacement in the instruction to the updated value of the PC. The updated PC value is the address of the instruction word following the JR instruction. The displacement is an 8-bit signed value in the range –128 to 127. Thus, the destination address must be in the range –254 to 256 bytes from the start of the JR instruction. The assembler automatically calculates the displacement by subtracting the PC value of the following instruction from the address given by the programmer and dividing the result by two.

Flags:

No flags affected

Exceptions:

None

Destination Addressing Mode	Assembler Language Syntax	Instruction Format
RA:	JR cc, address	1110 cc displacement

Example:

If the result of the last arithmetic operation executed is negative, the next four instructions (which occupy a total of twelve bytes) are to be skipped. This can be accomplished with the instruction

JR MI, \$ +14

If the S flag is not set, execution continues with the instruction following the JR.

A byte-saving form of a jump to the label LAB is

JR LAE

where LAB must be within the allowed range. The condition code is omitted in this case, indicating that the jump is always taken.

LD Load

LD dst, src dst: R LDB src: R, IR, BA, BX, EAM LDL dst: IR, BA, BX, EAM src: R or dst: R, IR, EAM

src: IM

Operation:

dst ← src

The contents of the source are loaded into the destination. The contents of the

source are not affected.

There are three versions of the Load instruction: load into a register, load into

memory and load an immediate value.

Flags:

No flags affected

Exceptions:

None

Load Register

Source Addressing Mode	Assembler Language Syntax	Instruction Format
R:	LD Rd, Rs LDB Rbd, Rbs	1010000 W Rs Rd
	LDL RRd, RRs	10 010100 RRs RRd
IR:	LD Rd, @Rs¹ LDB Rbd, @Rs¹	00 10000 W Rs≠0 Rd
	LDL RRd, @Rs1	00 010100 Rs≠0 RRd
BA:	LD Rd, Rs¹(disp) LDB Rbd, Rs¹(disp)	0 0 1 1 0 0 0 W Rs ≠ 0 Rd displacement
	LDL RRd, Rs¹(disp)	0 0 1 1 0 1 0 1 Rs ≠ 0 RRd displacement
BX:	LD Rd, Rs¹(Rx) LDB Rbd, Rs¹(Rx)	01 11000 W Rs≠0 Rd 0000 Rx≠0 0000 0000
	LDL RRd, Rs1(Rx)	01 110101 Rs ≠ 0 RRd 0000 Rx ≠ 0 0000 0000

Load Register (Continued)

Source Addressing Mode	Assembler Language Syntax	Instruction Format
EAM: LD Rd, eam LDB Rbd, eam	0 1 1 0 0 0 0 W eam Rd 1, 2, or 3 extension words	
	LDL RRd, eam	0 1 0 1 0 1 0 0 eam RRd 1, 2, or 3 extension words

Load Memory

Destination Addressing Mode	Assembler Language Syntax	Instruction Format
IR:	LD @Rd1, Rs LDB @Rd1, Rbs	0 0 1 0 1 1 1 W Rd≠0 Rs
	LDL @Rd ¹ , RRs	00 011101 Rd≠0 RRs
BA:	LD Rd ¹ (disp), Rs LDB Rd ¹ (disp), Rbs	0 0 1 1 0 0 1 W Rd ≠ 0 Rs displacement
	LDL Rd¹(disp), RRs ,	00 110111 Rd≠0 RRs displacement
вх:	LD Rd¹(Rx), Rs LDB Rd¹(Rx), Rbs	01 11001 W Rd \(\phi \) Rs 0000 Rx \(\phi \) 0000 0000
	LDL Rd¹(Rx), RRs	01 110111 Rd≠0 RRs 0000 Rx≠0 0000 0000
EAM:	LD eam, Rs LDB eam, Rbs	0 1 1 0 1 1 1 W eam Rs 1, 2, or 3 extension words
	LDL eam, RRs	0 1 0 1 1 1 0 1 eam RRs 1, 2, or 3 extension words

pad Immediate Value			
Destination Addressing Mode	Assembler Language Syntax	Instruction Format	
R:	LD Rd, #data	00 100001 0000 Rd	
	LDB Rbd, #data ²	00 100000 0000 Rbd	
	LDL RRd, #data	1100 Rd data 00 010100 0000 RRd data (high) data (low)	
IR:	LD @Rd1, #data	00 001101 Rd ≠ 0 0101	
	LDB @Rd1, #data	00 001100 Rd≠0 0101 data data	
	LDL @Rd¹, #data	0 0 0 0 1 1 0 1 Rd ≠ 0 0 1 1 1 data (high) data (low)	
EAM:	LD eam, #data	0 1 0 0 1 1 0 1 eam 0 1 0 1 1, 2, or 3 extension words	
	LDB eam, #data	0 1 0 0 1 1 0 0 eam 0 1 0 1 1, 2, or 3 extension words	
	LDL eam, #data	0 1 0 0 1 1 0 1 eam 0 1 1 1 1, 2, or 3 extension words data (high) data (low)	

Ex	а	m	рl	e:

If register RH0 contains %AB, executing the instruction

LD RL7, RH0 loads %AB into RL7.

Note 1: Word register in compact mode, longword register in segmented or linear modes.

Note 2: As shown, the instruction set includes two formats for loading an immediate value into a byte register. The assembler uses the format with one word.

LDA Load Address

LDA dst, src

dst: R

src: BA, BX, EAM

Operation:

dst ← EFFECTIVE_ADDRESS (src)

The effective address of the source operand is calculated and loaded into the destination. The contents of the source are not affected. The address calculation follows the rules for address arithmetic in the current mode of address representation: compact, segmented or linear. The destination is a word register in compact mode, and a longword register in segmented or linear mode.

Flags:

No flags affected

Exceptions:

None

Source Addressing Mode	Assembler Language Syntax	Instruction Format
BA:	LDA Rd ¹ , Rs ¹ (disp)	0 0 1 1 0 1 0 0 Rs ≠ 0 Rd displacement
BX:	LDA Rd¹, Rs¹ (Rx)	01110100 Rs≠0 Rd 0000 Rx≠0 0000 0000
EAM:	LDA Rd ¹ , eam	0 1 1 1 0 1 1 0 eam Rd 1, 2, or 3 extension words

Examples:

LDA R4,STRUCT

LDA RR2,RR4(8)

//in compact mode, register R4 is loaded //with the compact address of the location

//named STRUCT

//in linear mode, if base register RR4

//contains %01000020, then register RR2 is loaded

//with the address %01000028

LDAR Load Address Relative

dst: R LDAR dst, src

src: RA

Operation:

dst ← EFFECTIVE_ADDRESS (src)

The effective address of the source operand is calculated and loaded into the destination. The contents of the source are not affected. The destination is a word register in compact mode, and a longword register in segmented or linear mode.

The destination address is calculated by adding the displacement in the instruction to the updated value of the Program Counter (PC). The updated PC value is the address of the instruction word following the LDAR instruction. The displacement is a 16-bit signed value in the range -32768 to 32767 in the second word of the instruction. The addition is performed following the rules of address arithmetic in the current mode of address representation: compact, segmented, or linear.

The assembler automatically calculates the displacement by subtracting the PC value of the following instruction from the address given by the programmer.

Flags:	No flags affected		
Exceptions:	None		
Source Addressing Mode	Assembler Language Syntax	Instruction Format	
RA:	LDAR Rd ¹ , address	0 0 1 1 0 1 0 0 0 0 0 Rd displacement	
Example:	LDAR RR4, TABLE	//in segmented mode, register RR4 is	

LDCTL Load Control

Privileged Instruction

LDCTL dst, src dst: CTLR src: R

or dst: R src: CTLR

Operation:

dst ← src

This instruction loads the contents of a general-purpose word register into a control register, or loads the contents of a control register into a general-purpose word register. The control register must be one of the following:

FCW Flag and Control Word

PSAPSEG Program Status Area Pointer—high word
PSAPOFF Program Status Area Pointer—low word
NSPSEG Normal Stack Pointer—high word
NSPOFF Normal Stack Pointer—low word

When the destination register is FCW, the Trace Pending bit (FCW.TP) is set if bit 9 of the source operand is set or if the Trace Enable bit (FCW.T) is set before the instruction is executed. This allows tracing of system programs that may load the FCW mistakenly.

Flags:

No flags affected, except when the destination is the Flag and Control Word (LDCTL FCW, Rs), in which case all the flags are loaded from the source register.

Exceptions:

Privileged Instruction trap

Load Into Control Register

Assembler Language Syntax	Instruction Format
LDCTL FCW, Rs	01111101 Rs 1010
LDCTL PSAPSEG, Rs	01111101 Rs 1100
LDCTL PSAPOFF, Rs	01111101 Rs 1101
LDCTL NSPSEG, Rs	01111101 Rs 1110
LDCTL NSPOFF, Rs	01111101 Rs 11111

Load From Control Register

Assembler Language Syntax	Instruction Format
LDCTL Rd, FCW	01111101 Rd 0010
LDCTL Rd, PSAPSEG	01111101 Rd 0100
LDCTL Rd, PSAPOFF	01111101 Rd 0101
LDCTL Rd, NSPSEG	01111101 Rd 0110
LDCTL Rd, NSPOFF	01111101 Rd 0111

LDCTLB Load Control Byte

LDCTLB dst, src dst: FLAGS

src: R or dst: R

src: FLAGS

Operation: dst ← src

This instruction loads the contents of a general-purpose byte register into the Flags register, or loads the contents of the Flags register into a general-purpose byte register. (The Flags register is the low-order byte of the Flag and Control Word

register.) Note that this is not a privileged instruction.

Flags: When the FLAGS register is the destination, all the flags are loaded from the

source. When the FLAGS register is the source, none of the flags are affected.

Exceptions: None

 Assembler Language Syntax	Instruction Format
LDCTLB FLAGS, Rbs	10001100 Rbs 1001
LDCTLB Rbd, FLAGS	10001100 Rbd 0001

Privileged Instruction

n LDCTLL Load Control Longword

LDCTLL dst, src

dst: CTLRL

src: R or dst: R src: CTLRL

Operation:

dst ← src

This instruction loads the contents of a general-purpose longword register into a control register, or loads the contents of a control register into a general-purpose longword register. The control register must be one of the following:

SITTD System Instruction Translation Table Descriptor SDTTD System Data Translation Table Descriptor Normal Instruction Translation Table Descriptor NITTD **NDTTD** Normal Data Translation Table Descriptor System Configuration Control Longword SCCL OSP Overflow Stack Pointer **HICR** Hardware Interface Control Register **PSAP** Program Status Area Pointer

Normal Stack Pointer

Flags:

No flags affected

Exceptions:

Privileged Instruction trap

Load Into Control Register

NSP

Assembler Language Syntax	Instruction Format
LDCTLL SITTD, RRs	10011101 RRs 0000
LDCTLL SDTTD, RRs	10011101 RRs 0001
LDCTLL NITTD, RRs	10011101 RRs 0010
LDCTLL NDTTD, RRs	10011101 RRs 0011
LDCTLL SCCL, RRs	10011101 RRs 0100
LDCTLL OSP, RRs	10011101 RRs 11110
LDCTLL HICR, RRs	10011101 RRs 0111

Load Into Control Register (Continued)		
	Assembler Language Syntax	Instruction Format
	LDCTLL PSAP, RRs	10011101 RRs 1100
	LDCTLL NSP, RRs	10011101 RRs 0110
Load Fron	n Control Register	
	LDCTLL RRd, SITTD	10011111 RRd 0000
	LDCTLL RRd, SDTTD	10011111 RRd 0001
	LDCTLL RRd, NITTD	10011111 RRd 0010
	LDCTLL RRd, NDTTD	10011111 RRd 0011
	LDCTLL RRd, SCCL	10011111 RRd 0100
	LDCTLL RRd, OSP	10011111 RRd 1110
	LDCTLL RRd, HICR	10011111 RRd 0111
	LDCTLL RRd, PSAP	10011111 RRd 1100
	LDCTLL RRd, NSP	10011111 RRd 0110

LDD Load and Decrement

LDD dst, src, r	dst: IR
LDDB	src: IR
LDDL	

Operation:

dst ← src

AUTODECREMENT dst and src (by 1 if LDDB; by 2 if LDD; by 4 if LDDL) $r \leftarrow r - 1$

This instruction is used for block transfers of strings of data. The contents of the location addressed by the source register are loaded into the location addressed by the destination register. The source and destination registers are then decremented by one if LDDB, by two if LDD or by four if LDDL, thus moving the pointers to the previous elements in the strings. The word register specified by "r" (used as a counter) is then decremented by one. The source destination, and counter registers must be distinct and non-overlapping registers.

The effect of decrementing the pointers during the transfer is important if the source and destination strings overlap with the source string starting at a lower memory address. Placing the pointers at the highest address of the strings and decrementing the pointers ensures that the source string will be correctly copied including the overlapping area. However, the destination address must not exceed the source address by one for LDD, and by one, two, or three for LDDL; otherwise, the CPU may not recover correctly from address translation exceptions.

Flags:

C: Unaffected

Z: Unaffected

S: Unaffected

V: Set if the result of decrementing r is zero; cleared otherwise

D: Unaffected **H:** Unaffected

Exceptions:

None

Addressing Mode	Assembler Language Syntax	Instruction Format
IR:	LDD @Rs ¹ , @Rd ¹ , r LDDB @Rs ¹ , @Rd ¹ , r	1011101 W Rs≠0 1001 0000 r Rd≠0 1000
	LDDL [@] Rs ¹ , [@] Rd ¹ , r	10111001 Rs \(\phi \) 1001 0000 r Rd \(\phi \) 1000

Example:

In linear mode, if register RR20 contains %0000202A, register RR22 contains %0000404A, the word at location %0000404A contains %FFFF, and register R3 contains 5, executing the instruction

LDD @RR20, @RR22, R3

leaves the value %FFFF at location %0000202A, the value %00002028 in RR20, the value %00004048 in RR22, and the value 4 in R3. The V flag is cleared. In compact mode, word registers must be used instead of RR20 and RR22.

LDDR Load, Decrement and Repeat

LDDR dst, src, r LDDRB dst: IR src: IR

LDDRL

Operation:

repeat

dst ← src

AUTODECREMENT dst and src (by 1 if LDDRB; by 2 if LDDR; by 4 if LDDRL) $r \leftarrow r - 1$

until r = 0

This instruction is used for block transfers of strings of data. The contents of the location addressed by the source register are loaded into the location addressed by the destination register. The source and destination registers are then decremented by one if LDDRB, by two if LDD, or by four if LDDL, thus moving the pointers to the previous elements in the strings. The word register specified by "r" (used as a counter) is then decremented by one. The entire operation is repeated until the result of decrementing r is zero. This instruction can move from 1 to 65,536 data elements. The source, destination, and counter registers must be distinct and non-overlapping registers.

The effect of decrementing the pointers during the transfer is important if the source and destination strings overlap with the source string starting at a lower memory address. Placing the pointers at the highest address of the strings and decrementing the pointers ensures that the source string will be correctly copied including the overlapping area. However, the destination address must not exceed the source address by one for LDDR, and by one, two, or three for LDDRL; otherwise, the CPU may not recover correctly from address translation exceptions.

This instruction can be interrupted after each execution of the basic operation.

Flags:

C: Unaffected

Z: Unaffected

S: Unaffected

V: Set

D: Unaffected

H: Unaffected

Exceptions:

None

Addressing Mode	Assembler Language Syntax	Instruction Format
IR:	LDDR @Rd ¹ , @Rs ¹ , r LDDRB @Rd ¹ , @Rs ¹ , r	1011101 W Rs \(\pi \) 1001 0000 r Rd \(\pi \) 0000
	LDDRL @ Rd¹, @ Rs¹, r	10111001 Rs ≠ 0 1001 0000 r Rd ≠ 0 0000

LDI Load and Increment

LDI dst, src, r dst: IR
LDIB src: IR
LDIL

Operation:

dst \leftarrow src AUTOINCREMENT dst and src (by 1 if LDIB; by 2 if LDI; by 4 if LDIL) r \leftarrow r - 1

This instruction is used for block transfers of strings of data. The contents of the location addressed by the source register are loaded into the location addressed by the destination register. The source and destination registers are then incremented by one if LDIB, by two if LDI, or by four if LDIL, thus moving the pointers to the next elements in the strings. The word register specified by "r" (used as a counter) is then decremented by one. The source, destination, and counter registers must be distinct, non-overlapping registers.

The effect of incrementing the pointers during the transfer is important if the source and destination strings overlap with the source string starting at a higher memory address. Placing the pointers at the lowest address of the strings and incrementing the pointers ensures that the source string will be correctly copied including the overlapping area. However, the destination address must not exceed the source address by one for LDI; and by one, two, or three for LDIL; otherwise, the CPU may not recover correctly from address translation exceptions.

Flags:

C: Unaffected

Z: Unaffected

S: Unaffected

V: Set if the result of decrementing r is zero, cleared otherwise

D: Unaffected
H: Unaffected

Exceptions:

None

Addressing Mode	Assembler Language Syntax	Instruction Format
IR:	LDI @Rd1, @Rs1, r LDIB @Rd1, @Rs1, r LDIL @Rd1, @Rs1, r	1011101 W Rs≠0 0001 0000 r Rd≠0 1000
		10111001 Rs \(\pi \) 0000 r Rd \(\pi \) 1000

Example:

This instruction can be used in a "loop" of instructions which transfers a string of data from one location to another, but where an intermediate operation on each data element is required. The following sequence transfers a string of 80 bytes, but tests for a special value (%0D, an ASCII return character) which terminates the loop if found. This example assumes compact mode. In segmented or linear mode, longword registers must be used instead of R1 and R2.

LOOP:	LD LDA LDA	R3, #80 R1, DSTBUF R2, SRCBUF	//initialize counter //load start addresses
LOOI.	CPB	@R2. #%0D	//check for return character
	JR	EQ. DONE	//exit loop if found
	LDIB	@R1, @R2, R3	//transfer next byte
	JR	NOV, LOOP	//repeat until counter = 0
DONE:			

LDIR Load, Increment and Repeat

LDIR dst, src, r dst: IR
LDIRB src: IR
LDIRL

Operation:

repeat dst \leftarrow src AUTOINCREMENT dst and src (by 1 if LDIRB; by 2 if LDIR; by 4 if LDIRL) $r \leftarrow r - 1$ until r = 0

This instruction is used for block transfers of strings of data. The contents of the location addressed by the source register are loaded into the location addressed by the destination register. The source and destination registers are then incremented by one if LDIRB, or by two if LDI, or by four if LDIL, thus moving the pointers to the next elements in the strings. The word register specified by "r" (used as a counter) is then decremented by one. The entire operation is repeated until the result of decrementing r is zero. This instruction can move from 1 to 65,536 data elements. The source, destination, and counter registers must be distinct, non-overlapping registers.

The effect of incrementing the pointers during the transfer is important if the source and destination strings overlap with the source string starting at a higher memory address. Placing the pointers at the lowest address of the strings and incrementing the pointers ensures that the source string will be correctly copied including the overlapping area. However, the destination address must not exceed the source address by one for LDIR, and by one, two, or three for LDIRL; otherwise, the CPU may not recover correctly from address translation exceptions.

This instruction can be interrupted after each execution of the basic operation.

Flags:

C: Unaffected

Z: Unaffected

S: Unaffected

V: Set

D: Unaffected

H: Unaffected

Exceptions:

None

Addressing Mode	Assembler Language Syntax	Instruction Format
	LDIR [@] Rd ¹ , [@] Rs ¹ , r LDIRB [@] Rd ¹ , [@] Rs ¹ , r	1011101 W Rs ≠ 0 0001 0000 r Rd ≠ 0 0000
	LDIRL @Rd¹, @Rs¹, r	10111001 Rs≠0 0001
		0000 r Rd ≠ 0 0000

Example:

The following sequence of instructions can be used in compact mode to copy a buffer of 512 words (1024 bytes) from one area to another. The pointers to the start of the source and destination are set, the number of words to transfer is set, and then the transfer takes place.

LDA R1, DSTBUF LDA R2, SRCBUF LD R3, #512 LDIR @R1, @R2, R3

In segmented or linear mode, longword registers must be used instead of R1 and R2.

LDK Load Constant

LDK dst, src dst: R LDKL src: IM Operation: $dst \leftarrow src (src = 0 to 15)$ The source operand, a value from 0 to 15, is loaded into the destination register. Flags: No flags affected **Exceptions:** None Destination Assembler Language Syntax Addressing **Instruction Format** Mode R: LDK Rd, #data 10111101 Rd data LDKL RRd, #data 00111000 RRd data

Example:

To load register R3 with the constant 9, execute the instruction

LDK R3,#9

LDM Load Multiple

LDM dst, src, n

dst: R
src: IR, EAM
or
dst: IR, EAM
src: R

LDM dst, src

dst: R
src: IM

Operation:

dst ← src(n words)

The contents of n (a value from 1 to 16) consecutive source words are loaded into the destination. The contents of the source are not affected. The instruction can be used to load multiple word registers either into or from memory. Registers are accessed in increasing order starting with the specified register; R0 follows R15.

The value in the instruction field for the number of words loaded ("n") is one less than the actual number of words. Thus, the coding in the instruction field ranges from 0 to 15, which corresponds to loading 1 to 16 words.

The starting memory address is calculated once at the start of execution, and incremented by two for each register loaded. If the original address calculation involved a register, the register's value is not affected by incrementing the address during execution. Similarly, modifying that register during a load from memory does not affect the address used by this instruction.

Flags:

No flags affected

Exceptions:

None

Load Multiple—Registers From Memory

Source Addressing Mode	Assembler Language Syntax	Instruction Format
IM:	LDM Rd, #data _{0,} #data ₁ ,, #data _{n-1}	0 0 0 1 1 1 0 0 0 0 0 0 0 0 1 0 0 0 0 Rd 0 0 0 0 0 n - 1 n words data
IR:	LDM Rd, @Rs¹, #n	00 011100 Rs≠0 0001 0000 Rd 0000 n-1
EAM:	LDM Rd, eam, # n	0 1 0 1 1 1 0 0 eam 0 0 0 1 0 0 0 0 0 Rd 0 0 0 0 0 n - 1 1, 2, or 3 extension words

Load Multiple—Memory From Registers Destination Addressing Assembler Language **Instruction Format Syntax** Mode IR: LDM @Rd1, Rs, #n 00 011100 Rd ≠ 0 1001 0000 Rs 0000 n – 1 EAM: LDM eam, Rs, #n 01 011100 eam 1001 0000 Rs 0000 n – 1 1, 2, or 3 extension words

Example:

In compact mode, if register R5 contains 5, R6 contains %0100, and R7 contains 7, executing the instruction

LDM @R6, R5, #3

leaves the values 5, %0100, and 7 at word locations %0100, %0102, and %0104, respectively; none of the registers is affected. In segmented or linear mode, a longword register must be used instead of R6.

LDML Load Multiple Longwords

LDML mask, src src: IM, IR, EAM mask: IM or dst: IR, EAM mask: IM

Operation:

```
Load Multiple Longwords-Registers from Memory
tsrc ← EFFECTIVE_ADDRESS (src)
for i = 0 to 7 do
if mask < i > = 1 then
  RR [2 \times i + 16] \leftarrow @tsrc
  tsrc ← tsrc + 4
for i = 8 to 15 do
 if mask < i > = 1 then
  RR [2 × i − 16] 		 @tsrc
  tsrc ← tsrc + 4
Load Multiple Longwords—Memory from Registers
tdst ← EFFECTIVE_ADDRESS (dst)
for i = 0 to 7 do
if mask < i > = 1 then
  @tdst ← RR [2 × i + 16]
  tdst ← tdst + 4
for i = 8 to 15 do
 if mask < i > = 1 then
  @tdst ← RR [2 x i - 16];
  tdst ← tdst + 4
```

This instruction can be used to load multiple longword registers either into or from memory. Each bit in the mask operand that is set to 1 corresponds to a longword register to be loaded. Bits 0 to 7 of the mask operand designate the longword registers RR16 to RR30 respectively. Bits 8 to 15 of the mask operand designate the longword registers RR0 to RR14 respectively. The format of the mask operand is shown in Figure 6-4.




Figure 6-4. Mask Operand Format

The starting memory address is calculated once at the start of execution and incremented by four for each register loaded. If the original address calculation involved a register, the register's value is not affected by incrementing the address during execution. Similarly, modifying that register during a load from memory does not affect the address used by this instruction.

Flags:

No flags affected

Exceptions:

None

Load Multiple Longwords—Registers From Memory

Source Addressing Mode	Assembler Language Syntax	Instruction Format
IM: LDML #mask, #data ₀ , #data ₁ ,,#data _{n - 1}	0 0 0 1 1 1 0 0 0 0 0 0 0 1 0 1 mask	
		n longwords data
IR:	LDML #mask, @Rs ¹	00 011100 Rs≠0 0101
EAM: LDML, #mask, eam	01 011100 eam 0101	
		mask 1, 2, or 3 extension words

Load Multiple Longwords—Memory from Registers

Destination Addressing Mode	Assembler Language Syntax	Instruction Format
IR:	LDML @Rd¹, #mask	0 0 0 1 1 1 0 0 Rd ≠ 0 1 1 0 1 mask
EAM: LDML eam, #mask	LDML eam, #mask	01 011100 eam 1101 mask
	· .	1, 2, or 3 extension words

Example:

In linear mode, if base register RR2 contains %1000 and the longwords at location %1000 and %1002 contain 100 and 150 respectively, executing the instruction

LDML, #5, @RR2

loads 100 into RR16 and 150 into RR20.

LDN Load Normal

Privileged Instruction

LDND dst, src, n

LDNDB

dst: R

LDNDL

src: IR, EAM

LDNI

dst: IR, EAM

LDNIB LDNIL src: R

Operation:

dst ← src

These instructions allow programs executing in system mode to reference information in normal mode data and instruction memory address spaces. This is useful for accessing system call parameters when system and normal mode address spaces are separated. The LDND instructions reference normal data space and the LDNI instructions reference normal instruction space. There are versions of the instructions to load from memory to a register and from a register to memory. When performing the memory reference, the address translation mechanism uses the translation tables for normal data or instruction space, and checks the access permission for system mode.

Flags:

No flags affected

Exceptions:

Privileged Instruction trap

Load Register from Normal Space

Source Addressing Mode	Assembler Language Syntax	Instruction Format
IR:	LDND Rd, @Rs1 LDNDB Rbd, @Rs1	01111010 0011 0111 00 10000 W Rs≠0 Rd
	LDNDL RRd, @Rs ¹	01111010 0011 0111 00 010100 Rs≠0 RRd
	LDNI Rd, @Rs¹ LDNIB Rbd, @Rs¹	01111010 0010 0111 00 10000 W Rs ≠ 0 Rd
	LDNIL RRd, @Rs1	01111010 0010 0111 00 010100 Rs ≠ 0 RRd

Load Register from Normal Space (Continued)

Source Addressing Mode	Assembler Language Syntax	Instruction Format
EAM:	LDND Rd, eam LDNDB Rbd, eam	0 1 1 1 1 0 1 0 0 0 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 0 1 1 1 0 1 1 1 0 1 1 1 1 0 1
	LDNDL RRd, eam	0 1 1 1 1 0 1 0 0 0 1 1 0 1 1 1 0 1 0 1
	LDNI Rd, eam LDNIB Rbd, eam	0 1 1 1 1 0 1 0 0 0 1 0 0 1 1 1 0 1 1 0 0 0 0
	LDNIL RRd, eam	0 1 1 1 1 0 1 0 0 0 1 0 0 1 1 1 0 1 0 1

Load Normal Space from Register

Destination Addressing Mode	Assembler Language Syntax	Instruction Format
IR:	LDND @Rd1, Rs LDNDB @Rd, Rbs	01111010 0011 0111 00 10111 W Rd≠0 Rs
	LDNDL @Rd1, RRs	01111010 0011 0111 00 011101 Rd≠0 Rs
	LDNI @Rd¹, Rs LDNIB @Rd¹, Rbs	01111010 0010 0111 00 10111 W Rd ≠ 0 Rs
	LDNIL @Rd ¹ , RRs	01111010 0010 0111 00 011101 Rd≠0 RRs

Load Normal Space from Register (Continued)

Destination Addressing Mode	Assembler Language Syntax	Instruction Format
EAM:	LDND eam, Rs LDNDB eam, Rbs	0 1 1 1 1 0 1 0 0 0 1 1 0 1 1 1 0 1 1 1 W eam Rs 1, 2, or 3 extension words
	LDNDL eam, RRs	0 1 1 1 1 0 1 0 0 0 1 1 0 1 1 1 0 1 0 1
	LDNI eam, Rs LDNIB eam, Rbs	0 1 1 1 1 0 1 0 0 0 1 0 0 1 1 1 0 1 0 1
	LDNIL eam, RRs	0 1 1 1 1 0 1 0 0 0 1 0 0 1 1 1 0 1 0 1

Note 1: Word register in compact mode, longword register in segmented or linear modes.

Privileged Instruction Load Physical Address

LDPND dst, src **LDPNI LDPSI**

dst: R src: IR, EAM

LDPSD

Operation: dst ← PHYSICAL_ADDRESS (src)

> These instructions translate the logical address of the source operand to a physical address, and store the result into the destination. Four versions of the instruction are provided, one for each of the logical memory address spaces: normal mode instruction space (LDPNI), normal mode data space (LDPND), system mode instruction space (LDPSI), and system mode data space (LDPSD). The Z flag is set when the translation is valid, and cleared otherwise.

The V and C flag settings indicate whether or not read and write accesses are permitted to the source byte address. This feature is useful for verifying access rights for addresses passed as system call parameters from normal to system mode. The S flag is set when the access information reported in the V and C flags is valid, and cleared otherwise. (During address translation, the PROT field specifying the access rights may be valid although one of the translation table entries is invalid.) When address translation is disabled, read and write accesses are permitted to all addresses.

Flags:

- C: LDPND, LDPNI—set if write access is permitted for the source operand in normal mode; cleared otherwise; LDPSI, LDPSD—set if write access is permitted for the source operand in system mode; cleared otherwise
- Z: Set if the translation is valid; cleared otherwise
- S: Set if the protection information in flags C and V is valid; cleared otherwise
- V: LDPND, LDPNI—set if read access is permitted for the source operand in normal mode; cleared otherwise; LDPSI, LDPSD-set if read access is permitted for the source operand in system mode; cleared otherwise
- D: Unaffected
- H: Unaffected

Exceptions:

Privileged Instruction trap

Source Addressing Mode	Assembler Language Syntax	Instruction Format
IR:	LDPND RRd, @Rs1	01111010 0011 1101 00 110110 Rs≠0 RRd
	LDPNI RRd, @Rs1	01111010 0010 1101 00 110110 Rs≠0 RRd
	LDPSD RRd, @Rs1	01111010 0001 1101 00 110110 Rs ≠ 0 RRd
	LDPSI RRd, @Rs¹	01111010 0000 1101 00 110110 Rs≠0 RRd

Source Addressing Mode	Assembler Language Syntax	Instruction Format
EAM:	LDPND RRd, eam	0 1 1 1 1 0 1 0 0 0 1 1 1 1 0 1 0 1 1 1 1 0 1 0 1 1 1 1 0 1 0 0 1 1 1 1 0 1 0 0 1 1 1 1 0 1 0 1 1 1 1 1 0 1
	LDPNI RRd, eam	0 1 1 1 1 0 1 0 0 0 1 0 1 1 0 1 0 1 1 1 0 1 0 1 1 1 0 1 1 0 eam RRd 1, 2, or 3 extension words
	LDPSD RRd, eam	0 1 1 1 1 0 1 0 0 0 0 1 1 1 0 1 0 1 0 1
	LDPSI RRd, eam	0 1 1 1 1 0 1 0 0 0 0 0 1 1 0 1 0 1 1 1 0 1 1 0 eam RRd 1, 2, or 3 extension words

Note 1: Word register in compact mode, longword register in segmented or linear modes.

Privileged Instruction

LDPS Load Program Status

LOAG Program Stat

Operation:

The contents of the source operand are loaded into the Program Status (PS) registers, both the Flag and Control Word (FCW) and the Program Counter (PC). In compact mode the source operand includes two words: the new FCW and the new low-order word of PC. The high-order word of PC is unaffected. In segmented or linear mode, the source operand includes four words: a reserved word (which must contain 0), the new FCW, and the new PC longword

After LDPS is executed, the Trace Pending bit (FCW.TP) is set if bit 9 is set in the source operand FCW or if the Trace Enable (FCW.T) bit was set before the instruction was executed. This allows the LDPS instruction to be traced for single-step debugging.

COMPACT FCW PC

LOW ADDRESS

HIGH ADDRESS

SEGMENTED
OR LINEAR

0

FCW
PC SEG. NO.
PC OFFSET

All flags are loaded from the source operand. Flags: **Exceptions:** Privileged Instruction trap Source **Assembler Language Instruction Format** Addressing **Syntax** Mode IR: LDPS @Rs1 00 111001 Rs≠0 0000 EAM: LDPS eam 01 111001 0000 eam 1, 2, or 3 extension words

Example:

In compact mode, if register R3 contains %5000, location %5000 contains %1800, and location %5002 contains %4000, executing the instruction

LDPS @R3

leaves the value % A000 in the PC, and the FCW value is %1800.

LDR Load Relative

LDR dst, src dst: R **LDRB** src: RA LDRL or dst: RA src: R Operation: dst ← src The contents of the source operand are loaded into the destination. The contents of the source are not affected. The effective address is calculated by adding the displacement in the instruction to the updated value of the program counter (PC). The updated PC value is the address of the instruction word following the LDR, LDRB, or LDRL instruction. The displacement is a 16-bit signed value in the range -32768 to 32767. The assembler automatically calculates the displacement by subtracting the PC value of the following instruction from the address given by the programmer. Flags: No flags affected **Exceptions:** None **Load Relative Register** Destination **Assembler Language Instruction Format** Addressina **Syntax** Mode RA: LDR Rd, address 0011000 W 0000 LDRB Rbd, address displacement LDRL RRd, address 00110101 0000 displacement **Load Relative Memory** Destination Assembler Language **Instruction Format** Addressina **Syntax** Mode RA: LDR address, Rs 0011001 W 0000 LDRB address, Rbs displacement LDRL address, RRs 00110111 0000 RRs

Example:

LDR R2, DATA

//register R2 is loaded with the value in //the location named DATA

displacement

MULT Multiply

MULT dst, src

dst: R

src: R, IM, IR, EAM

Operation:

Word (dst is longword register, src is word) dst<31:0> ← dst<15:0> × src<15:0>

Longword (dst is quadword register, src is longword)

 $dst < 63:0 > \leftarrow dst < 31:0 > \times src < 31:0 >$

The low-order half of the destination operand (multiplicand) is multiplied by the source operand (multiplier) and the product is stored in the destination. The contents of the source are not affected. Both operands are treated as signed, twos complement integers. For MULT, the destination is a longword register and the source is a word value; for MULTL, the destination is a quadword register and the source is a longword value.

For proper instruction execution, the "dst field" in the MULTL instruction format encoding must specify a valid code for a quadword register. Otherwise, the result is undefined.

The initial contents of the high-order half of the destination register do not affect the operation of this instruction and are overwritten by the result. The C flag is set to indicate that the upper half of the destination register is required to represent the result; if the C flag is clear, the product can be correctly represented in the same precision as the multiplicand, and the upper half of the destination merely holds a sign extension.

Flags:

- **C:** MULT—set if product is less than -2^{15} or greater than or equal to 2^{15} ; cleared otherwise; MULTL—set if product is less than -2^{31} or greater than or equal to -2^{31} ; cleared otherwise
- Z: Set if the result is zero; cleared otherwise
- S: Set if the result is negative; cleared otherwise
- V: Cleared
- D: Unaffected
- H: Unaffected

Exceptions:

None

Source Addressing Mode	Assembler Language Syntax	Instruction Format
R:	MULT RRd, Rs	10 011001 Rs RRd
	MULTL RQd, RRs	10 011000 RRs RQd
IM:	MULT RRd, #data	00 011001 0000 RRd
		data
	MULTL RQd, #data	00 011000 0000 RQd
		data (high)
		data (low)

Source Addressing Mode	Assembler Language Syntax	Instruction Format
IR:	MULT RRd, @Rs1	00 011001 Rs≠0 RRd
	MULTL RQd, @Rs1	00 011000 Rs≠0 RQd
EAM:	MULT RRd, eam∙	0 1 0 1 1 0 0 1 eam RRd 1, 2, or 3 extension words
	MULTL RQd, eam	0 1 0 1 1 0 0 0 eam RQd 1, 2, or 3 extension words

Example:

If register RQ0 (composed of longword registers RR0 and RR2) contains %2222222200000031 (RR2 contains decimal 49), executing the

instruction

MULT RQ0,#10

leaves the value $\%\,00000000000001\text{EA}$ (decimal 490) in RQ0. The C, Z, S, and V

flags are cleared.

MULTU Multiply Unsigned

MULTU dst,src

dst: R

src: R, IM, IR, EAM

Operation:

Word (dst is longword register, src is word) dst<31:0> ← dst<15:0> x src<15:0>

Longword (dst is quadword register, src is longword)

 $dst < 63:0 > \leftarrow dst < 31:0 > x src < 31:0 >$

The low-order half of the destination operand (multiplicand) is multiplied by the source operand (multiplier) and the product is stored in the destination. The contents of the source are not affected. Both operands are treated as unsigned integers. For MULTU, the destination is a longword register and the source is a word value; for MULTUL, the destination is a quadword register and the source is a longword value.

For proper instruction execution the "dst field" in the MULTUL instruction encoding must specify a valid code for a quadword register. Otherwise, the result is undefined.

The initial contents of the high-order half of the destination register do not affect the operation of this instruction and are overwritten by the result. The C flag is set to indicate that the upper half of the destination register is required to represent the result; if the C flag is clear, the product can be correctly represented in the same precision as the multiplicand, and the upper half of the destination merely holds 0.

Flags:

- C: MULTU—set if product is greater than or equal to 2¹⁶; cleared otherwise; MULTUL—set if product is greater than or equal to 2³²; cleared otherwise
- Z: Set if the result is zero, cleared otherwise
- S: Set if the most-significant bit of the result is set; cleared otherwise
- V: Cleared
- D: Unaffected
- H: Unaffected

None

Source Addressing Mode	Assembler Language Syntax	Instruction Format
	01111010 0000 0011 10 011001 Rs RRd	
	MULTUL RQd, RRs	01111010 0000 0011 10 011000 RRs RQd

Source Addressing Mode	Assembler Language Syntax	Instruction Format
IM:	MULTU RRd, #data	01111010 0000 0011 00 011001 0000 RRd data
	MULTUL RQd, #data	0 1 1 1 1 0 1 0 0 0 0 0 0 0 1 1 0 0 0 0
IR:	MULTU RRd, @Rs¹	01111010 0000 0011 00 011001 Rs≠0 RRd
	MULTUL RQd, @Rs'	01111010 0000 0011 00 011000 Rs≠0 RQd
EAM:	MULTU RRd, eam	0 1 1 1 1 0 1 0 0 0 0 0 0 0 1 1 0 1 0 1
	MULTUL RQd, eam	0 1 1 1 1 0 1 0 0 0 0 0 0 0 1 1 0 1 0 1

Example:

If register RR0 (composed of R0 and R1) contains % ABCD FFFF (R1 contains decimal 65,535), executing the instruction

MULTU RR0,#16

leaves the value % 000FFFF0 (decimal 1,048,560) in RR0. The C flag is set and the Z, S, and V flags are cleared.

NEG Negate

NEG dst NEGB NEGL dst: R, IR, EAM

Operation:

dst ← -dst

The contents of the destination are negated, that is, replaced by twos complement values. Note that %8000 for NEG, %80 for NEGB, and %80000000 for NEGL are replaced by themselves since in twos complement representation the negative number with greatest magnitude has no positive counterpart; for these three cases, the V flag is set.

Flags:

C: Cleared if the result is zero; set otherwise, which indicates a borrow

Z: Set if the result is zero; cleared otherwise

S: Set if the result is negative; cleared otherwise

V: Set if the result is %8000 for NEG, %80 for NEGB, or %80000000 for NEGL cleared otherwise

D: Unaffected H: Unaffected

Exceptions:

Integer Overflow trap

Destination Addressing Mode	Assembler Language Syntax	Instruction Format
R:	NEG Rd NEGB Rbd	10 00110 W Rd 0010
	NEGL RRd	10 011100 RRd 0010
IR:	NEG @Rd1 NEGB @Rd1	00 00110 W Rd≠0 0010
	NEGL @Rd¹	00 011100 Rd≠0 0010
EAM:	NEG eam NEGB eam	0 1 0 0 1 1 0 W eam 0 0 1 0 1, 2, or 3 extension words
	NEGL eam	01 011100 eam 0010
		1, 2, or 3 extension words

Example:

If register RR8 contains %0000051F, executing the instruction

NEGL RR8

leaves the value %FFFFAE1 in RR8.

NOP No Operation

	NOP	
Operation:	No operation is performed.	
Flags:	No flags affected	
Exceptions:	None	
Destination Addressing Mode	Assembler Language Syntax	Instruction Format
	NOP	10001101 00000111

OR Or

OR dst, src

ORB ORL dst: R

src: R, IM, IR, EAM

Operation:

dst ← dst OR src

The source operand is logically ORed with the destination operand and the result is stored in the destination. A 1 bit is stored whenever either of the corresponding bits in the two operands is 1; otherwise a 0 bit is stored. The contents of the source are not affected.

Flags:

C: Unaffected

Z: Set if the result is zero; cleared otherwise

S: Set if the most-significant bit of the result is set; cleared otherwise **P:** OR, ORL—unaffected; ORB—set if parity of the result is even; cleared otherwise

D: Unaffected H: Unaffected

Exceptions: None

Source Addressing Mode	Assembler Language Syntax	Instruction Format
R:	OR Rd, Rs ORB Rbd, Rbs	10 00010 W Rs Rd
	ORL RRd, RRs	01111010 0000 0010 10 000101 RRs RRd
IM:	OR Rd, #data	00 000101 0000 Rd
	ORB Rbd, #data	00 000100 0000 Rd data data
	ORL RRd, #data	0 1 1 1 1 0 1 0 0 0 0 0 0 0 1 0 0 0 0 0
IR:	OR Rd, @Rs1 ORB Rbd, @Rs1	00 00010 W Rs≠0 Rd
	ORL RRd, @Rs1	01111010 0000 0010 00 000101 Rs≠0 RRd

Source Addressing Mode	Assembler Language Syntax	Instruction Format
EAM:	OR Rd, eam ORB Rbd, eam	0 1 0 0 0 1 0 W eam Rd 1, 2, or 3 extension words
	ORL RRd, eam	0 1 1 1 1 0 1 0 0 0 0 0 0 0 1 0 0 1 0 0 0 1 0 1
	If register RL3 contains %C3 (1 value %7B (01111011), executin ORB RL3,#%7B leaves the value %FB (1111101	

OTDR

Privileged Instruction

Output, Decrement and Repeat

OTDR dst, src, r OTDRB

dst: IR src: IR

OTDRL

Operation:

repeat

dst ← src

AUTODECREMENT src (by 1 if OTDRB; by 2 if OTDR; by 4 if OTDRL)

 $r \leftarrow r - 1$ until r = 0

This instruction is used for block output of strings of data. The contents of the memory location addressed by the source register are loaded into the I/O port addressed by the destination word register. I/O port addresses are 16 bits. The source register is then decremented by one if OTDRB, by two if OTDR, or by four if OTDRL, thus moving the pointer to the previous element of the string in memory. The word register specified by "r" (used as a counter) is then decremented by one. The address of the I/O port in the destination register is unchanged. The entire operation is repeated until the result of decrementing r is zero. This instruction can output from 1 to 65,536 data elements. The source, destination, and counter registers must be distinct, non-overlapping registers.

This instruction can be interrupted after each execution of the basic operation.

Flags:

C: Unaffected

Z: Unaffected

S: Unaffected

V: Set

D: Unaffected

H: Unaffected

Exceptions:

Privileged Instruction trap

Addressing Mode	Assembler Language Syntax	Instruction Format		
IR:	OTDR @Rd,@Rs1, r OTDRB @Rd,@Rs1, r	0011101 W Rs≠0 1010 0000 r Rd≠0 0000		
	OTDRL@Rd,@Rs1, r	01111010 0000 0010 00111011 Rs≠0 1010		
		0000 r Rd ≠ 0 0000		

Example:

In linear mode, if register R11 contains %0FFF, register RR22 contains %0000B006, and R13 contains 6, executing the instruction

OTDR @R11, @RR22, R13

outputs the string of words from locations %0000B006 to %0000AFFC (in descending order of address) to port %0FFF. RR22 contains %0000AFFA, and R13 contains 0. R11 is not affected. The V flag is set. In compact mode, a word register must be used instead of RR22.

OTIR Privileged Instruction Output, Increment and Repeat

OTIR dst, src, r OTIRB OTIRL

Operation:

repeat

dst ← src

AUTOINCREMENT src (by 1 if OTIRB; by 2 if OTIR; by 4 if OTIRL)

dst: IR

src: IR

 $r \leftarrow r - 1$ until r = 0

This instruction is used for block output of strings of data. The contents of the memory location addressed by the source register are loaded into the I/O port addressed by the destination word register. I/O port addresses are 16 bits. The source register is then incremented by one if OTIRB, by two if OTIR, or by four if OTIRL, thus moving the pointer to the next element of the string in memory. The word register specified by "r" (used as a counter) is then decremented by one. The address of the I/O port in the destination register is unchanged. The entire operation is repeated until the result of decrementing r is zero. This instruction can output from 1 to 65,536 data elements. The source, destination, and counter registers must be distinct, non-overlapping registers.

This instruction can be interrupted after each execution of the basic operation.

Flags:

C: Unaffected

Z: Unaffected S: Unaffected V: Set

D: Unaffected

H: Unaffected

Exceptions:

Privileged Instruction trap

Addressing Mode	Assembler Language Syntax	Instruction Format
IR:	OTIR @Rd, @Rs1, r OTIRB @Rd, @Rs1, r	0011101 W Rs ≠ 0 0010 0000 r Rd ≠ 0 0000
	OTIRL @Rd, @Rs1, r	01111010 0000 0010 00111011 Rs≠0 0010 0000 r Rd≠0 0000

Example:

In compact mode, the following sequence of instructions can be used to output a string of bytes to the specified I/O port. The pointers to the I/O port and the start of the source string are set, the number of bytes to output is set, and the η the output is accomplished.

LD R1, #PORT LDA R2, SRCBUF LD R3, #LENGTH OTIRB @R1, @R2, R3

In segmented or linear mode, a longword register must be used instead of R2.

Output

Privileged Instruction

OUT dst, src OUTB OUTL

dst: IR, DA src: R

Operation:

dst ← src

The contents of the source register are loaded into the destination, an output port.

I/O port addresses are 16 bits.

Flags:

No flags affected.

Exceptions:

Privileged Instruction trap

Destination Addressing Mode	Assembler Language Syntax	Instruction Format	
IR:	OUT @Rd, Rs OUTB @Rd, Rbs	0011111 W Rd ≠ 0 Rs	
	OUTL @Rd,RRs	01111010 0000 0010	
		0 0 1 1 1 1 1 1 Rd≠0 RRs	
DA:	OUT port, Rs OUTB port, Rbs	0011101 W Rs 0110	
		port	
,	OUTL port, RRs	01111010 0000 0010	
		00 111011 RRs 0110	
		port	

Example:

If register R6 contains %5252, executing the instruction

OUT %1120, R6

outputs the value %5252 to the port %1120.

Privileged Instruction

OUTD

Output and Decrement

OUTD dst, src, r OUTDB dst: IR src: IR

OUTDL

Operation:

dst ← src

AUTODECREMENT src (by 1 if OUTDB; by 2 if OUTD; or by 4 if OUTDL)

r <-- r − 1

This instruction is used for block output of strings of data. The contents of the memory location addressed by the source register are loaded into the I/O port addressed by the destination word register. I/O port addresses are 16 bits. The source register is then decremented by one if OUTDB, by two if OUTD, or by four if OUTDL, thus moving the pointer to the previous element of the string in memory. The word register specified by "r" (used as a counter) is then decremented by one. The address of the I/O port in the destination register is unchanged. The source, destination, and counter registers must be distinct, non-overlapping registers.

Flags:

C: Unaffected

Z: Unaffected

S: Unaffected

V: Set if the result of decrementing r is zero; cleared otherwise

D: Unaffected

H: Unaffected

Exceptions:

Privileged Instruction trap

Addressing Mode	Assembler Language Syntax	Instruction Format		
IR:	OUTD @Rd, @Rs1, r OUTDB @Rd, @Rs1, r	0011101 W Rs≠0 1010		
		0000 r Rd≠0 1000		
	OUTDL @Rd, @Rs1, r	01111010 0000 0010		
		00111011 Rs≠0 1010		
		0000 r Rd≠0 1000		

Example:

In linear mode, if register R2 contains the I/O port address %0030, register RR6 contains %12005552, the word at memory location %12005552 contains %1234, and register R8 contains %1001, executing the instruction

OUTD @R2, @RR6, R8

outputs the value %1234 to port %0030 and leaves the value %12005550 in RR6, and %1000 in R8. Register R2 is not affected. The V flag is cleared. In compact mode, a word register must be used instead of RR6.

OUTI

Privileged Instruction

Output and Increment

OUTI dst, src, r OUTIB OUTIL dst: IR src: IR

Operation:

dst ← src

AUTOINCREMENT src (by 1 if OUTIB; by 2 if OUTI; by 4 if OUTIL)

 $r \leftarrow r - 1$

This instruction is used for block output of strings of data. The contents of the memory location addressed by the source register are loaded into the I/O port addressed by the destination word register. I/O port addresses are 16 bits. The source register is then incremented by one if OUTIB, by two if OUTI, or by four if OUTIL, thus moving the pointer to the next element of the string in memory. The word register specified by "r" (used as a counter) is then decremented by one. The address of the I/O port in the destination register is unchanged. The source, destination, and counter registers must be distinct, non-overlapping registers.

Flags:

C: Unaffected

Z: Unaffected S: Unaffected

V: Set if the result of decrementing r is zero; cleared otherwise

D: Unaffected H: Unaffected

Exceptions:

Privileged Instruction trap

Addressing Mode	Assembler Language Syntax	Instruction Format
IR:	OUTI @Rd, @Rs¹, r OUTIB @Rd, @Rs¹, r	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
	OUTIL @Rd, @Rs1, r	01111010 0000 0010 00111011 Rs≠0 0010 0000 r Rd≠0 1000

Example:	but an in outputs a byte set initially 0	termediate ope a string of 80 A or reset to prov . This example	ration on each element in SCII characters (bytes) wide even parity for the eleasumes compact mode	uctions that outputs a string of data, s required. The following sequence ith the most significant bit of each ntire byte. Bit 7 of each character is . In segmented or linear mode, a
	iongword	LD LDA LDA	be used instead of R2. R1, #PORT R2, SRCSTART R3, #80	//load I/O address //load start of string //initialize counter
	LOOP:	TESTB JR SETB	@R2 PE, EVEN @R2, #7	//test byte parity
	EVEN: DONE:	OUTIB JR	@R1, @R2, R3 NOV, LOOP	//output next byte //repeat until counter = 0

Note 1: Word register in compact mode, longword register in segmented or linear modes.

PCACHE Purge Cache

Privileged Instruction

	PCACHE		
Operation:	Purge all cache entries		
	tion that may have been copied into cessor. For example, if a slave pro	This instruction is executed when a memory locato the cache has been modified by another processor reads from a peripheral port to a memory cache, the cache must be purged.	
Flags:	No flags affected		
Exceptions:	Privileged Instruction trap		
	Assembler Language Syntax	Instruction Format	
	PCACHE	01111010 00001000	

POP dst, src POPL dst: R, IR, EAM src: IR

Operation:

dst ← src

AUTOINCREMENT src (by 2 if POP, by 4 if POPL)

The contents of the location addressed by the source register (used as a stack pointer) are loaded into the destination. The source register is then incremented by two if POP or by four if POPL, thus removing the top element from the stack by changing the stack pointer. Any register except R0 in compact mode or RR0 in segmented or linear mode can be used as a stack pointer.

If the destination is a register, the source and destination registers must be distinct and non-overlapping. Similarly, if the destination is in memory, then the source and destination operands must not overlap. Otherwise, the result of executing the instruction is undefined.

Flags:

No flags affected

Exceptions:

None

Destination Addressing Mode	Assembler Language Syntax	Instruction Format
R:	POP Rd, @Rs1	10 010111 Rs ≠ 0 Rd
	POPL RRd, @Rs1	10 010101 Rs ≠ 0 RRd
IR:	POP @Rd1, @Rs1	00 010111 Rs ≠ 0 Rd ≠ 0
	POPL @Rd¹, @Rs¹	00 010101 Rs ≠ 0 Rd ≠ 0
EAM:	POP eam, @Rs1	01 010111 Rs≠0 eam
		1, 2, or 3 extension words
	POPL eam, @Rs1	01 010101 Rs≠0 eam
		1, 2, or 3 extension words

Example:

In compact mode, if register R12 (used as a stack pointer) contains %1000, the word at location %1000 contains %0055, and register R3 contains %0022, executing the instruction

POP R3, @R12

leaves the value %0055 in R3 and the value %1002 in R12. In segmented or linear mode, a longword register must be used instead of R12.

PTLB Purge TLB

Privileged Instruction

Operation:

Purge all TLB entries

All TLB entries are invalidated. This instruction is executed when system and normal mode address spaces are merged and the operating system changes from execut-

ing one user process to another.

Flags:

No flags affected

Exceptions:

Privileged Instruction trap

Assembler Language Syntax	Instruction Format
PTLB	01111010 0000 1010

Privileged Instruction

PTLBEND src PTLBENI PTLBESD

PTLBESI

src: IR, EAM

Operation:

Purge the TLB entry for the effective address of src

If any TLB entry corresponds to the logical address of the source operand, that entry is invalidated. Four versions of the instruction are provided, one for each of the logical memory address spaces: normal data space (PTLBEND), normal instruction space (PTLBENI), system data space (PTLBESD), and system instruction space (PTLBESI).

This instruction is executed when information is changed in the translation tables for a page in one of the current address spaces. If the page is shared by current address spaces (for example, instruction and data spaces are merged), the page must be purged in each of the address spaces.

Flags:

No flags affected

Exceptions:

Privileged Instruction trap

Source Addressing Mode	Assembler Language Syntax	Instruction Format
IR:	PTLBEND @Rs1	01111010 0011 1001 00 000000 Rs≠0 0000
	PTLBENI @Rs1	01111010 0010 1001 00 000000 Rs≠0 0000
	PTLBESD @Rs1	01111010 0001 1001 00 000000 Rs≠0 0000
	PTLBESI @Rs1	01111010 0000 1001 00 000000 Rs≠0 0000

Source Addressing Mode	Assembler Language Syntax	Instruction Format
EAM:	PTLBEND eam	0 1 1 1 1 0 1 0 0 0 1 1 1 0 0 1 0 1 0 0 0 0
	PTLBENI eam	0 1 1 1 1 0 1 0 0 0 1 0 1 0 0 1 0 1 0 0 0 0
	PTLBESD eam	0 1 1 1 1 0 1 0 0 0 0 1 1 0 0 1 0 1 0 1
	PTLBESI eam	0 1 1 1 1 0 1 0 0 0 0 0 1 0 0 1 0 1 0 1 0 0 0 0

Note 1: Word register in compact mode, longword register in segmented or linear modes.

Privileged Instruction Purge TLB Normal Space

	PTLBN	
Operation:	Purge Normal Space TLB entrie	es
	spaces are invalidated. This ins	o pages in normal data or normal instruction address truction is executed when system and normal mode and the user operating system changes from one ode to another.
Flags:	No flags affected	
Exceptions:	Privileged Instruction trap	
	Assembler Language Syntax	Instruction Format
	PTLBN	01111010 0000 1011

PUSH Push

PUSH dst, src

PUSHL

dst: IR

src: R, IM, IR, EAM

Operation:

AUTODECREMENT dst (by 2 if PUSH, by 4 if PUSHL)

dst ← src

The contents of the destination register (used as a stack pointer) are decremented by two if PUSH or by four if PUSHL. Then the source operand is loaded into the location addressed by the updated destination register, thus adding a new element to the top of the stack by changing the stack pointer. Any register except R0 in compact mode or RR0 in segmented or linear mode can be used as a stack pointer.

If the source is a register, then the source and destination registers must be distinct and non-overlapping. Similarly, if the source is in memory, the source and destination operands must not overlap. Otherwise, the result of executing the instruction is undefined.

_	lم	~	_	

No flags affected

Exceptions:	None	
Source Addressing Mode	Assembler Language Syntax	Instruction Format
R:	PUSH @Rd1, Rs	10 010011 Rd≠0 Rs
	PUSHL @Rd1, RRs	10 010001 Rd≠0 RRs
IM:	PUSH @Rd1, #data	00 001101 Rd≠0 1001 data
	PUSHL @Rd ¹ , #data	00 010001 Rd ≠ 0 0000 data (high) data (low)
IR:	PUSH @Rd1, @Rs1	00 010011 Rd≠0 Rs≠0
	PUSHL @Rd1, @Rs1	00 010001 Rd≠0 Rs≠0

Source Addressing Mode	Assembler Language Syntax	Instruction Format
EAM:	PUSH @Rd1, eam	0 1 0 1 0 0 1 1 Rd ≠ 0 eam 1, 2, or 3 extension words
	PUSHL @Rd1, eam	0 1 0 1 0 0 0 1 Rd ≠ 0 eam 1, 2, or 3 extension words

Example:

In compact mode, if register R12 (a stack pointer) contains %1002, the word at location %1000 contains %0055, and register R3 contains %0022, executing the instruction

PUSH @R12, R3

leaves the value $\%\,0022$ in location $\%\,1000$ and the value $\%\,1000$ in R12. In segmented or linear mode, a longword register must be used instead of R12.

RES Reset Bit

RES dst, src

RESB RESL dst: R, IR, EAM

src: IM or dst: R

src: R

Operation:

 $dst < src > \leftarrow 0$

This instruction clears the specified bit within the destination operand to 0 without affecting any other bits in the destination. The bit number (the source) can be specified either as an immediate value (static), or as a word register that contains the value (dynamic). In the dynamic case, the destination operand must be in a register, and the source operand must be in a word register.

The bit number is a value from 0 to 7 for RESB, 0 to 15 for RES, or 0 to 31 for RESL, with 0 indicating the least-significant bit. Only the lower three bits of the source operand are used to specify the bit number for RESB, only the lower four bits are used for RESL and only the lower five bits are used for RESL.

bits are used for RES, and only the lower five bits are used for RESL.

Flags:

No flags affected

Exceptions:

None

Reset Bit Static

Destination Addressing Mode	Assembler Language Syntax	Instruction Format
R:	RES Rd, #b RESB Rbd, #b	10 10001 W Rd b
	RESL RRd, #b	01111010 0000 0010 10 10001 b RRd b
IR:	RES @Rd1, #b RESB @Rd1, #b	00 10001 W Rd≠0 b
	RESL @Rd¹, #b	01111010 0000 0010 00 10001 b Rd≠0 b
EAM:	RES eam, #b RESB eam, #b	0 1 1 0 0 0 1 W eam b
	RESL eam, #b	0 1 1 1 1 0 1 0 0 0 0 0 0 0 1 0 0 1 1 0 0 0 0 1 b eam b 1, 2, or 3 extension words

Reset Bit Dynamic

	Assembler Language Syntax	Instruction Format
R:	RES Rd, Rs RESB Rbd, Rs	00 10001 W 0000 Rs 0000 Rd 0000 0000
	RESL RRd, Rs	01111010 0000 0010 00 100011 0000 Rs 0000 RRd 0000 0000

Example:

If register RL3 contains %B2 (10110010), executing the instruction

RESB RL3, #1

leaves the value %B0 (10110000) in RL3.

RESFLG Reset Flag

RESFLG flag flag: C, Z, S, P, V Operation: FLAGS<7:4> FLAGS<7:4> AND NOT instruction<7:4> Any combination of the C, Z, S, P or V flags can be cleared to 0. If the bit in the instruction corresponding to a flag is 1, the flag is cleared; if the bit is 0, the flag is unchanged. All other bits in the FLAGS register are unaffected. Note that the P and V flags are represented by the same bit. There can be one, two, three, or four operands in the assembly language statement, in any order. Flags: C: Cleared if specified, unaffected otherwise Z: Cleared if specified, unaffected otherwise S: Cleared if specified, unaffected otherwise PN: Cleared if specified, unaffected otherwise D: Unaffected H: Unaffected **Exceptions:** None **Assembler Language** Instruction Format **Syntax** RESFLG flags 10 001101 CZSP/V 0011

Example:

If the C, S, and V flags are set (1) and the Z flag is clear (0), executing the statement RESFLG C, V

leaves the S flag set (1), and the C, Z, and V flags clear (0).

RET cc

Operation:

Compact if cc is satisfied then

PC ← @SP SP ← SP + 2 Segmented or linear if cc is satisfied then

PC ← @SP SP ← SP + 4

This instruction is used to return at the end of a procedure called by executing either a CALL or CALR instruction. If the condition specified by "cc" is satisfied by the flags in the FCW, then the contents of the top of the processor Stack Pointer are popped into the Program Counter (PC), thus returning control to the caller. See Section 6.3 for a list of condition codes. The Stack Pointer used is R15 in compact mode, or RR14 in segmented or linear mode. If the condition is not satisfied, then the instruction following the RET instruction is executed. If no condition is specified, the return is taken regardless of the flag settings.

Flags:	No flags affected		
Exceptions:	None		
	Assembler Language Syntax	Instruction Format	
	RET cc	10 011110 0000 cc	

Example:

In compact mode, if the Program Counter contains %2550, the Stack Pointer (R15) contains %3000, location %3000 contains %1004, and the Z flag is clear, executing the instruction

RFT NZ

leaves the value %3002 in the Stack Pointer, and the Program Counter contains %1004 (the address of the next instruction to be executed).

RL

Rotate Left


RL dst, src **RLB**

dst: R

RLL

src: IM

Operation:



The contents of the destination operand are rotated left one or two bit positions as specified by the source operand. During rotation, the most-significant bit (msb) of the destination operand is moved to the bit 0 position and also replaces the C flag.

If the source operand is omitted from the assembler language statement, the default value is one.

Flags:

- C: Set if the last bit rotated from the most-significant bit position was 1; cleared otherwise
- Z: Set if the result is zero; cleared otherwise
- S: Set if the most-significant bit of the result is set; cleared otherwise
- V: Set if arithmetic overflow occurs, that is, if the sign of the destination changed during rotation; cleared otherwise
- D: Unaffected
- H: Unaffected

Exceptions:

None

Destination Addressing Mode	Assembler Language Syntax	Instruction Format ¹
R:	RL Rd, #n RLB Rbd, #n	10 11001 W Rd 00 S 0
	RLL RRd, #n	01111010 00000010 10 110011 RRd 00S0

Example:	If register RH5 contains %88 (10001000), executing the instruction
	RLB RH5
	leaves the value %11 (00010001) in RH5 and sets the C flag to 1.

Note 1: S = 0 for rotation by 1 bit; S = 1 for rotation by 2 bits.

RLC


Rotate Left through Carry

RLC dst, src RLCB dst: R src: IM

RLCL

Operation:

for i ← 1 to src do
temp ← C
C ← dst<msb>
for j ← msb down to 1 do
dst<j> ← dst<j -1>
dst<0> ← temp



The contents of the destination operand concatenated with the C flag are rotated left one or two bit positions as specified by the source operand. During rotation, the most-significant bit (msb) of the destination operand replaces the C flag and the previous value of the C flag is moved to the bit 0 position of the destination.

If the source operand is omitted from the assembler language statement, the default value is one.

Flags:

- C: Set if the last bit rotated from the most-significant bit position was 1; cleared otherwise
- Z: Set if the result is zero; cleared otherwise
- S: Set if the most-significant bit of the result is set; cleared otherwise
- V: Set if arithmetic overflow occurs, that is, if the sign of the destination changed during rotation; cleared otherwise
- D: Unaffected
- H: Unaffected

Exceptions:

None

Destination Addressing Mode	Assembler Language Syntax	Instruction Format ¹
R:	RLC Rd, #n RLCB Rbd, #n	10 11001 W Rd 10 S 0
	RLCL RRd, #n	01111010 00000010 10 110011 RRd 10 S 0

Example:

If the C flag is clear (0) and register R0 contains $\%\,800F$ (100000000001111), executing the instruction

RLC R0,#2

leaves the value %003D (000000000111101) in R0 and clears the C flag.

Note 1: S = 0 for rotation by 1 bit; S = 1 for rotation by 2 bits

RLDB


Rotate Left Digit

RLDB link, dst

link: R dst: R

Operation:

temp<3:0> \leftarrow link<3:0> link<3:0> \leftarrow dst<7:4> dst<7:4> \leftarrow dst<3:0> \leftarrow dst<3:0> dst<3:0> \leftarrow temp<3:0>



The low digit of the link byte register is concatenated to the destination byte register. The resulting three-digit quantity is rotated to the left by one BCD digit (four bits). The lower digit of the destination is moved to the upper digit of the destination; the upper digit of the destination is moved to the lower digit of the link, and the lower digit of the link is moved to the lower digit of the destination. The upper digit of the link is unaffected.

In multiple-digit BCD arithmetic, this instruction can be used to shift a string of BCD digits to the left, thus multiplying it by a power of ten. The link serves to transfer digits between successive bytes of the string. This is analogous to the use of the C flag in multiple precision shifting using the RLC instruction.

The destination and link registers must be distinct.

Flags:

C: Unaffected

Z: Set if the link is zero after the operation; cleared otherwise

S: Unaffected

V: Unaffected

D: Unaffected

H: Unaffected

Exceptions:

None

Destination Addressing Mode	Assembler Language Syntax	Instruction Format
R:	RLDB Rbi, Rbd	10 111110 Rbd Rbl

Example:

If location 100 contains the BCD digits 0,1 (00000001), location 101 contains 2,3 (00100011), and location 102 contains 4,5 (01000101)

100 0 1 101 2 3 102 4 5

executing the sequence of instructions in compact mode

	LD	R3,#3	//set loop counter for 3 bytes //(6 digits)
LOOP:	LDA CLRB	R2,102 RH1	//set pointer to low-order digits //zero-fill low-order digit
2001.	LDB RLDB LDB DEC DJNZ	RL1,@R2 RH1,RL1 @R2,RL1 R2 R3, LOOP	//get next two digits //shift digits left one position //replace shifted digits //advance pointer //repeat until counter is zero

leaves the digits 1,2 (00010010) in location 100, the digits 3,4 (00110100) in location 101, and the digits 5,0 (01010000) in location 102.

100 1 2 101 3 4 102 5 0

In segmented or linear mode, a longword register must be used instead of R2.

RR

Rotate Right

RR dst, src


dst: R src: IM

RRB

RRL

Operation:

for i ← 1 to src do C ← dst<0> for j ← 1 to msb do dst < j-1 > ← dst < j > dst < msb > ← C



The contents of the destination operand are rotated right one or two bit positions as specified by the source operand. During rotation, the least-significant bit of the destination operand is moved to the most-significant bit (msb) and also replaces the C flag.

If the source operand is omitted from the assembly language statement, the default value is one.

Flags:

- C: Set if the last bit rotated from the least-significant bit position was 1; cleared otherwise
- Z: Set if the result is zero; cleared otherwise
- S: Set if the most-significant bit of the result is set; cleared otherwise
- V: Set if arithmetic overflow occurs, that is, if the sign of the destination changed during rotation; cleared otherwise
- D: Unaffected
- H: Unaffected

Exceptions:

None

Destination Addressing Mode	Assembler Language Syntax	Instruction Format ¹
R:	RR Rd, #n RRB Rbd, #n	10 11001 W Rd 01 S 0
	RRL RRd, #n	01111010 00000010 10 110011 RRd 01S0

Example:	If register RL6 contains %31 (00110001), executing the instruction	
	RRB RL6	
	leaves the value %98 (10011000) in RL6 and sets the C flag to 1.	

Note 1: S = 0 for rotation by 1 bit; S = 1 for rotation by 2 bits.

RRC

Rotate Right through Carry

RRC dst, src

dst: R

RRCB RRCL src: IM


Operation:

for i ← 1 to src do

temp ← C

C ← dst<0>
for j ← 1 to msb do

dst<j-1> ← dst<j>
dst<msb> ← temp



The contents of the destination operand concatenated with the C flag are rotated right one or two bit positions as specified by the source operand. During rotation, the least-significant bit of the destination operand replaces the C flag and the previous value of the C flag is moved to the most-significant bit (msb) position of the destination.

If the source operand is omitted from the assembly language statement, the default value is one.

Flags:

- C: Set if the last bit rotated from the least-significant bit position was 1; cleared otherwise
- Z: Set if the result is zero; cleared otherwise
- S: Set if the most-significant bit of the result is set; cleared otherwise
- V: Set if arithmetic overflow occurs, that is, if the sign of the destination changed during rotation; cleared otherwise
- D: Unaffected
- H: Unaffected

Exceptions:

None

Destination Addressing Mode	Assembler Language Syntax	Instruction Format ¹
R:	RRC Rd, #n RRCB Rbd, #n	10 11001 W Rd 11 S 0
	RRCL RRd, #n	01111010 00000010 10 110011 RRd 11 S 0

Example:

If the C flag is clear (0) and the register R0 contains %00DD (0000000011011101), executing the instruction

RRC R0,#2

leaves the value %8037 (100000000110111) in R0 and clears the C flag.

Note 1: S = 0 for rotation by 1 bit; S = 1 for rotation by 2 bits

RRDB


Rotate Right Digit

RRDB link, dst

link: R dst: R

Operation:

temp <3:0> ← link <3:0> link <3:0> ← dst <3:0> dst <3:0> ← dst <7:4> dst <7:4> ← temp <3:0>



The low digit of the link byte register is concatenated to the destination byte register. The resulting three-digit quantity is rotated to the right by one BCD digit (four bits). The lower digit of the destination is moved to the lower digit of the link, the upper digit of the destination is moved to the lower digit of the destination, and the lower digit of the link is moved to the upper digit of the destination. The upper digit of the link is unaffected.

In multiple-digit BCD arithmetic, this instruction can be used to shift a string of BCD digits to the right, thus dividing it by a power of ten. The link serves to transfer digits between successive bytes of the string. This is analogous to the use of the C flag in multiple precision shifting using the RRC instruction.

The destination and link registers must be distinct.

Flags:

C: Unaffected

Z: Set if the link is zero after the operation; cleared otherwise

S: Unaffected V: Unaffected

D: Unaffected H: Unaffected

Exceptions:

None

Destination Addressing Mode	Assembler Language Syntax	Instruction Format
R:	RRDB Rbl, Rbd	10 111100 Rbd Rbi

Example:		ins the BCD digits 1,2 (0 tion 102 contains 5,6 (0	0010010), location 101 contains 3,4 1010110)
	100 1 2	101 3 4 102	2 5 6
	executing the sequer	nce of instructions in co	mpact mode
	LD	R3,#3	//set loop counter for 3 bytes (6 digits)
	LD CLRB	R2,#100 RH1	//set pointer to high-order digits //zero-fill high-order digit
	LOOP: LDB RRDB LDB INC DJNZ	RL1,@R2 RH1,RL1 @R2,RL1 R2 R3,LOOP	//get next two digits //shift digits right one position //replace shifted digits //advance pointer //repeat until counter is zero
		5 (01000101) in location	00, the digits 2,3 (00100011) in location 102. RH1 contains 6, the remainder
	100 0 1	101 2 3 102	2 4 5

In segmented or linear mode, a longword register must be used instead of R2.

SBC

Subtract with Carry

SBC dst, src SBCB SBCL

dst: R src: R

Operation:

dst - dst - src - C

The source operand, along with the setting of the C flag, is subtracted from the destination operand and the result is stored in the destination. The contents of the source are not affected. Subtraction is performed by adding the twos complement of the source operand to the destination operand. In multiple precision arithmetic, this instruction permits the "borrow" from the subtraction of low-order operands to be borrowed from the subtraction of high-order operands.

Flags:

- **C:** Cleared if there is a carry from the most-significant bit of the result; set otherwise, indicating a borrow
- Z: Set if the result is zero; cleared otherwise
- S: Set if the result is negative; cleared otherwise
- V: Set if arithmetic overflow occurs, that is, if the operands were of opposite signs and the sign of the result is the same as the sign of the source; cleared otherwise
- D: SBC, SBCL-unaffected; SBCB-set
- H: SBC, SBCL—unaffected; SBCB—cleared if there is a carry from the mostsignificant bit of the low-order four bits of the result; set otherwise, indicating a borrow

Exceptions: None				
Source Addressing Mode	Assembler Language Syntax	instruction Format		
R:	SBC Rd, Rs SBCB Rbd, Rbs	10 11011 W Rs Rd		
	SBCL RRd, RRs	01111010 0000 0010 10 110111 RRs RRd		

Example:

Quadword subtraction can be done with the following instruction sequence, assuming RQ0 contains one operand and RQ4 contains the other operand:

SUBL RR2,RR6 SBCL RR0,RR4 //subtract low-order longwords

//subtract borrow and high-order longwords

If RR0 contains %00000038, RR2 contains %00004000, RR4 contains %0000000A and RR6 contains %FFFFF000, executing the two instructions above leaves the value %0000002D in RR0 and %00005000 in RR2.

SC System Call

	SC src	src: IM
Operation:	software. The instruction word pushed onto the system stack. cond byte of the instruction, ide	m Call trap for controlled access to operating system and the contents of the Program Status registers are The source operand, which is contained in the sentifies the particular service requested from the operand must be in the range from 0 to 255.
Flags:	Flags loaded from Program Sta	tus Area
Exceptions:	System Call trap	
Source Addressing Mode	Assembler Language Syntax	Instruction Format
IM:	SC #n	01111111 n


SDA

Shift Dynamic Arithmetic

SDA dst, src dst: R SDAB src: R SDAL

Operation:

if $src \ge 0$ // left shift for i \leftarrow 1 to src do $C \leftarrow dst < msb >$ for j \leftarrow msb down to 1 do $dst < j > \leftarrow dst < j-1 >$ $dst < 0 > \leftarrow 0$ else for i \leftarrow 1 to -src do // right shift $C \leftarrow dst < 0 >$ for j \leftarrow 1 to msb do $dst < j - 1 > \leftarrow dst < j >$



The destination operand is shifted left or right arithmetically the number of bit positions specified by the source operand, a word register. For right shifts, the most-significant bit is replicated, and the C flag is loaded from the least-significant bit of the destination. For left shifts, the least-significant bit is filled with 0 and the C flag is loaded from the most-significant bit of the destination. A shift of zero positions does not affect the destination; however, the flags are set according to the destination value.

The source operand must be in the range from -8 to 8 for SDAB, from -16 to 16 for SDA or from -32 to 32 for SDAL. If its value is outside the specified range, the operation is undefined. The source operand is represented as a 16-bit twos complement value. Positive values specify a left shift, while negative values specify a right shift.

Flags:

- **C:** Set if the last bit shifted from the destination was 1; cleared if the last bit shifted from the destination was 0 or zero shift was specified
- Z: Set if the result is zero; cleared otherwise
- S: Set if the result is negative; cleared otherwise
- V: Set if arithmetic overflow occurs, that is, if the sign of the destination changed during shifting; cleared otherwise
- D: Unaffected
- H: Unaffected

Exceptions:

Integer Overflow trap

Destination Addressing Mode	Assembler Language Syntax	Instruction Format
R:	SDA Rd, Rs	10 110011 Rd 1011 0000 Rs 0000 0000
	SDAB Rbd, Rs	10 110010 Rbd 1011 0000 Rs 00000000
	SDAL RRd, Rs	10 110011 RRd 1111 0000 Rs 00000000

If register R5 contains % C705 (1100011100000101) and register R1 contains -2 (%FFFE or 111111111111110), executing the instruction

SDA R5,R1

performs an arithmetic right shift of two bit positions, leaves the value $\%\,F1C1$ (1111000111000001) in R5, and clears the C flag.

SDL

Shift Dynamic Logical

SDL dst, src dst: R SDLB src: R SDLL

Operation:

```
if src \ge 0  // left shift

for i \leftarrow 1 to src do

C \leftarrow dst < msb >

for j \leftarrow msb down to 1 do

dst < j > \leftarrow dst < j-1 >

dst < 0 > \leftarrow 0


else for i \leftarrow 1 to -src do  // right shift

C \leftarrow dst < 0 >

for j \leftarrow 1 to msb do

dst < j -1 > \leftarrow dst < j >

dst < msb > \leftarrow 0
```



The destination operand is shifted left or right logically the number of bit positions specified by the source operand, a word register. For right shifts, the most-significant bit is filled with 0 and the C flag is loaded from the least-significant bit of the destination. For left shifts, the least-significant bit is filled with 0 and the C flag is loaded from the most-significant bit of the destination. A shift of zero positions does not affect the destination; however, the flags are set according to the destination value.

The source operand must be in the range from -8 to 8 for SDLB, from -16 to 16 for SDL or from -32 to 32 for SDLL. If its value is outside the specified range, the operation is undefined. The source operand is represented as a 16-bit twos complement value. Positive values specify a left shift, while negative values specify a right shift.

Flags:

- C: Set if the last bit shifted from the destination was 1; cleared if the last bit shifted from the destination was 0 or zero shift was specified
- Z: Set if the result is zero; cleared otherwise
- S: Set if the most-significant bit of the result is set; cleared otherwise
- P: SDL, SDLL—unaffected; SDLB—set if parity of the result is even; cleared otherwise
- D: Unaffected H: Unaffected

Exceptions:

Destination Addressing Mode	Assembler Language Syntax	Instruction Format
R:	SDL Rd, Rs	10 110011 Rd 0011 0000 Rs 00000000
	SDLB Rbd, Rs	10 110010 Rbd 0011 0000 Rs 00000000
	SDLL RRd, Rs	10 110011 RRd 0111 0000 Rs 00000000

If register RL5 contains $\%\,B3$ (10110011) and register R1 contains 4 (000000000000100), executing the instruction

SDLB RL5,R1

performs a logical left shift of four bit positions, leaves the value %30 (00110000) in RL5, and sets the C flag.

SET Set Bit

SET dst, src SETB SETL dst: R, IR, EAM src: IM or dst: R

src: R

Operation:

dst < src > -1

This instruction sets the specified bit within the destination operand to 1 without affecting any other bits in the destination. The bit number (the source) can be specified either as an immediate value (static), or as a word register that contains the value (dynamic). In the dynamic case, the destination operand must be in a register, and the source operand must be in a word register.

The bit number is a value from 0 to 7 for SETB, 0 to 15 for SET, or 0 to 31 for SETL with 0 indicating the least-significant bit. Only the lower three bits of the source operand are used to specify the bit number for SETB, only the lower four bits are used for SET, and only the lower five bits are used for SETL.

Flags:

No flags affected

Exceptions:

None

Set Bit Static

Destination Addressing Mode	Assembler Language Syntax	Instruction Format
R:	SET Rd, #b SETB Rbd, #b	10 10010 W Rd b
	SETL RRd, #b	01111010 0000 0010 10 10010 b RRd b
IR:	SET @Rd¹, #b SETB @Rd¹, #b	00 10010 W Rd≠0 b
	SETL @ Rd ¹ , #b	01111010 0000 0010 00 10010 b Rd b
EAM:	SET eam, #b SETB eam, #b	0 1 1 0 0 1 0 W eam b 1, 2, or 3 extension words
	SETL eam, #b	0 1 1 1 1 0 1 0 0 0 0 0 0 0 1 0 0 1 1 1 0 0 1 0 b eam b 1, 2, or 3 extension words

Set Bit Dynamic

Addressing Mode	Assembler Language Syntax	Instruction Format
R:	SET Rd, Rs SETB Rbd, Rs	00 10010 W 0000 Rs 0000 Rd 0000000
	SETL RRd, Rs	01111010 0000 0010
		00 100101 0000 Rs
		0000 RRd 0000 0000

Example:

If register RL3 contains % B2 (10110010) and register R2 contains the value 6, ex-

ecuting the instruction SETB RL3, R2

leaves the value %F2 (11110010) in RL3.

SETFLG Set Flag

SETFLG flag

Flag: C, Z, S, P, V

Operation:

FLAGS<7:4> FLAGS<7:4> OR instruction<7:4>

Any combination of the C, Z, S, P or V flags can be set to 1. If the bit in the instruction corresponding to a flag is 1, the flag is set; if the bit is 0, the flag is unchanged. All other bits in the Flags register are unaffected. Note that the P and V flags are represented by the same bit. There can be one, two, three, or four operands in the

assembly language statement, in any order.

C: Set if specified; unaffected otherwise Flags:

Z: Set if specified; unaffected otherwise S: Set if specified; unaffected otherwise P/V: Set if specified; unaffected otherwise

D: Unaffected H: Unaffected

Exceptions:	None
-xoop	1100

	Assembler Language Syntax	Instruction Format
:	SETFLG flags	10001101 CZSP/V 0001

Example:

If the C, Z, and S flags are all clear (0), and the P flag is set (1), executing the

instruction

SETFLG C


leaves the C and P flags set (1), and the Z and S flags clear (0).

SLA dst, src SLAB SLAL

dst: R src: IM

Operation:

for i ← 1 to src do
 C ← dst < msb >
 for j ← msb down to 1 do
 dst < j > ← dst < j-1 >
 dst < 0 > ← 0



The destination operand is shifted left arithmetically the number of bit positions specified by the source operand. The least-significant bit of the destination is filled with 0 and the C flag is loaded from the most-significant bit of the destination. A shift of zero position does not affect the destination; however, the flags are set according to the destination value. This operation differs from Shift Left Logical in the setting of the P/V flag and the detection of an Integer Overflow trap.

The source operand must be in the range from 0 to 8 for SLAB, from 0 to 16 for SLA, or from 0 to 32 for SLAL. If its value is outside the specified range, the operation is undefined. The source operand is encoded as an 8- or 16-bit twos complement number contained in the second word of the instruction. If the source operand is omitted from the assembly language statement, the default value is 1.

Flags:

- C: Set if the last bit shifted from the destination was 1; cleared if the last bit shifted from the destination was 0 or zero shift was specified
- Z: Set if the result is zero; cleared otherwise
- S: Set if the result is negative; cleared otherwise
- V: Set if arithmetic overflow occurs, that is, if the sign of the destination changed during shifting; cleared otherwise
- D: Unaffected
- H: Unaffected

Exceptions:

Integer Overflow trap

Destination Addressing Mode	Assembler Language Syntax	Instruction Format
R:	SLA Rd, #b	10 110011 Rd 1001 b
	SLAB Rbd, #b	10 110010 Rbd 1001 0 b
	SLAL RRd, #b	10 110011 RRd 1101

If longword register RR2 contains %1234ABCD, executing the instruction SLAL RR2,#8

leaves the value %34ABCD00 in RR2 and clears the C flag.


SLL Shift Left Logical

SLL dst, src SLLB dst: R src: IM

SLLL

Operation:

for i ← 1 to src do
 C ← dst < msb >
 for j ← msb down to 1 do
 dst < j > ← dst < j-1 >
 dst < 0 > ← 0



The destination operand is shifted left logically the number of bit positions specified by the source operand. The least-significant bit of the destination is filled with 0 and the C flag is loaded from the most-significant bit of the destination. A shift of zero position does not affect the destination; however, the flags are set according to the destination value. This operation differs from Shift Left Arithmetic in the setting of the P/V flag and the detection of an Integer Overflow trap.

The source operand must be in the range from 0 to 8 for SLLB, from 0 to 16 for SLL, or from 0 to 32 for SLLL. If its value is outside the specified range, operation is undefined. The source operand is encoded as an 8- or 16-bit twos complement number contained in the second word of the instruction. If the source operand is omitted from the assembly language statement, the default value is one.

Flags:

- **C:** Set if the last bit shifted from the destination was 1; cleared if the last bit shifted from the destination was 0 or zero shift was specified
- Z: Set if the result is zero; cleared otherwise
- S: Set if the most-significant bit of the result is set; cleared otherwise
- **P:** SLL, SLLL—unaffected; SLLB—set if parity of the result is even; cleared otherwise
- D: Unaffected
- H: Unaffected

Exceptions:

Destination Addressing Mode	Assembler Language Syntax	Instruction Format
R:	SLL Rd, #b	10 110011 Rd 0001 b
	SLLB Rbd, #b	10 110010 Rbd 0001 0 b
	SLLL RRd, #b	10 110011 RRd 0101 b

If register R3 contains %4321 (0100001100100001), executing the instruction SLL R3,#1

leaves the value %8642 (1000011001000010) in R3 and clears the C flag.


SRAShift Right Arithmetic

SRA dst, src SRAB dst: R src: IM

SRAL

Operation:

for i ← 1 to src do C ← dst<0> for j ← 1 to msb do dst<j-1> ← dst<j>



The destination operand is shifted right arithmetically the number of bit positions specified by the source operand. The most-significant bit of the destination is replicated, and the C flag is loaded from the least-significant bit of the destination.

The source operand must be in the range from 1 to 8 for SRAB, from 1 to 16 for SRA, or from 1 to 32 for SRAL. If its value is outside the specified range, the operation is undefined. The negative of the source operand is encoded as an 8- or 16-bit twos complement number contained in the second word of the instruction. If the source operand is omitted from the assembly language statement, the default value is one.

Flags:

C: Set if the last bit shifted from the destination was 1; cleared otherwise

Z: Set if the result is zero; cleared otherwise

S: Set if the result is negative; cleared otherwise

V: Cleared

D: Unaffected

H: Unaffected

Exceptions:

Destination Addressing Mode	Assembler Language Syntax	Instruction Format
R:	SRA Rd, #b	10 110011 Rd 1001 -b
	SRAB Rbd, #b	10 110010 Rbd 1001 0 -b
	SRAL RRd, #b	10 110011 RRd 1101 -b

If register RH6 contains %3B (00111011), executing the instruction

SRAB RH6,#2


leaves the value %0E (00001110) in RH6 and sets the C flag.

SRL dst, src SRLB dst: R src: IM

SRLL

Operation:

for i ← 1 to src do C ← dst<0> for j ← 1 to msb do dst<j-1> ← dst<j> dst<msb> ← 0



The destination operand is shifted right logically the number of bit positions specified by the source operand. The most-significant bit of the destination is filled with 0 and the C flag is loaded from the least-significant bit of the destination.

The source operand must be in the range from 1 to 8 for SRLB, from 1 to 16 for SRL, or from 1 to 32 for SRL. If its value is outside the specified range, the operation is undefined. The negative of the source operand is encoded as an 8- or 16-bit twos complement number contained in the second word of the instruction. If the source operand is omitted from the assembly language statement, the default value is one.

Flags:

- C: Set if the last bit shifted from the destination was 1; cleared otherwise
- Z: Set if the result is zero; cleared otherwise
- S: Set if the most-significant bit of the result is 1; cleared otherwise
- P: SRL, SRLL—unaffected; SRLB—set if parity of the result is even; cleared otherwise
- D: Unaffected
- H: Unaffected

Exceptions:

Destination Addressing Mode	Assembler Language Syntax	Instruction Format
R:	SRL Rd, #b	10 110011 Rd 0001 -b
	SRLB Rbd, #b	10 110010 Rbd 0001 0 -b
	SRLL RRd, #b	10 110011 RRd 0101 -b

If register R0 contains %1111 (0001000100010001), executing the instruction SRL R0,#6

leaves the value %0044 (000000001000100) in R0 and clears the C flag.

SUB dst, src SUBB SUBL dst: R

src: R, IM, IR, EAM

Operation:

dst ← dst - src

The source operand is subtracted from the destination operand and the result is stored in the destination. The contents of the source are not affected. Subtraction is performed by adding the twos complement of the source operand to the destination operand.

Flags:

- **C:** Cleared if there is a carry from the most-significant bit; set otherwise, indicating a borrow
- Z: Set if the result is zero; cleared otherwise
- S: Set if the result is negative; cleared otherwise
- V: Set if arithmetic overflow occurs, that is, if the operands were of opposite signs and the sign of the result is the same as the sign of the source; cleared otherwise
- D: SUB, SUBL-unaffected; SUBB-set
- H: SUB, SUBL—unaffected; SUBB—cleared if there is a carry from the mostsignificant bit of the low-order four bits of the result; set otherwise, indicating a borrow

Exceptions:	Integer Overflow trap	
Source Addressing Mode	Assembler Language Syntax	Instruction Format
R:	SUB Rd, Rs SUBB Rbd, Rbs	10 00001 W Rs Rd
	SUBL RRd, RRs	10 010010 RRs RRd
IM:	SUB Rd, #data	00 000011 0000 Rd
		data
	SUBB Rbd, #data	00 000010 0000 Rbd
		data data
	SUBL RRd, #data	00 010010 0000 RRd
		data (high)
		data (low)
IR:	SUB Rd, @Rs1 SUBB Rbd, @Rs1	00 00001 W Rs ≠ 0 Rd
	SUBL RRd, @Rs1	00 010010 Rs≠0 RRd

Source Addressing Mode	Assembler Language Syntax	Instruction Format
EAM:	SUB Rd, eam SUBB Rbd, eam	0 1 0 0 0 0 1 W eam Rd 1, 2, or 3 extension words
	SUBL RRd, eam	0 1 0 1 0 0 1 0 eam RRd 1, 2, or 3 extension words
Example:	If register R0 contains %0344, e SUB R0,#%AA leaves the value %029A in R0.	executing the instruction

Note 1: Word register in compact mode, longword register in segmented or linear modes.

TCCTest Condition Code

TCC cc, dst

dst: R

TCCB TCCL

Operation:

if cc is satisfied then dst<0> ← 1

This instruction is used to create a Boolean data value based on the flags set by a previous operation. The flags in the FCW are tested to see if the specified condition is satisfied. If the condition is satisfied, then the least-significant bit of the destination is set. If the condition is not satisfied, bit 0 of the destination is unaffected. All other bits in the destination are unaffected by this instruction.

Flags:

No flags affected

Exceptions:

None

Destination Addressing Mode	Assembler Language Syntax	Instruction Format
R:	TCC cc, Rd TCCB cc, Rbd	10 10111 W Rd cc
	TCCL, cc, RRd	01111010 0000 0010
		10 101111 RRd cc

Example:

If register R1 contains 0, and the Z flag is set, executing the instruction

TCC EQ,R1

leaves the value 1 in R1.

TEST

Test

TEST dst TESTB TESTL dst: R, IR, EAM

Operation:

dst OR 0

The destination operand is tested (logically ORed with zero), and the Z, S and P flags are set according to the result. This operation differs from Test Arithmetic in the setting of the C and P/V flags. The contents of the destination are not affected.

Flags:

C: Unaffected

Z: Set if the result is zero; cleared otherwise

S: Set if the most-significant bit of the result is set; cleared otherwise
P: TEST, TESTL—unaffected; TESTB—set if parity of the result is even; cleared otherwise

D: Unaffected H: Unaffected

Exceptions:

None

Destination Addressing Mode	Assembler Language Syntax	Instruction Format
R:	TEST Rd TESTB Rbd	10 00110 W Rd 0100
	TESTL RRd	10 011100 RRd 1000
IR:	TEST @Rd1 TESTB @Rd1	00 00110 W Rd≠0 0100
	TESTL @Rd1	00 011100 Rd ≠ 0 1000
EAM:	TEST eam TESTB eam	0 1 0 0 1 1 0 W eam 0 1 0 0 1, 2, or 3 extension words
	TESTL eam	01 011100 eam 1000 1, 2, or 3 extension words

Example:

If register R5 contains $\%\,\text{FFFF}$ (111111111111111), executing the instruction

TEST R5

sets the S flag, clears the Z flag, and leaves the other flags unaffected.

TESTATest Arithmetic

TESTA dst TESTAB dst: R, IR, EAM

TESTAL

Operation:

dst - 0

Zero is compared to (subtracted from) the destination operand and the flags are set according to the result. The contents of the destination are not affected. This operation differs from Test in the setting of the C and P/V flags. Test Arithmetic must be used when an arithmetic condition (such as "greater than") is required.

Flags:

C: Cleared

Z: Set if the result is zero; cleared otherwise **S:** Set if the result is negative; cleared otherwise

V: Cleared
D: Unaffected
H: Unaffected

Exceptions:

None

Destination Addressing Mode	Assembler Language Syntax	Instruction Format
R:	TESTA Rd TESTAB Rbd	1000110W Rd 1100
	TESTAL RRd	10 011100 RRd 1100
IR:	TESTA @Rd1 TESTAB @Rd1	0 0 0 0 1 1 0 W Rd ≠ 0 1 1 0 0
	TESTAL @Rd1	00 011100 Rd ≠ 0 1100
EAM:	TESTA eam TESTAB eam	0 1 0 0 1 1 0 W eam 1 1 0 0 1, 2, or 3 extension words
	TESTAL eam	01 011100 eam 1100
		1, 2, or 3 extension words

Example:

If register R0 contains -1 (%FFFF) executing the two instructions

TESTA RO

JR LE, NEG_OR_ZERO

transfers control to the instruction at label NEG_OR_ZERO. Note that using TEST instead of TESTA would require two JR instructions for equivalent effect because conditions involving the V flag cannot be used following TEST.

TRAP Conditional Trap

TRAP cc, src

src: IM

Operation:

if cc is satisfied then

SP ← SP-6 @ SP ← PS SP ← SP-2

@ SP ← instruction

PS ← Conditional Trap PS

If the condition specified by "cc" is satisfied by the flags in the FCW, this instruction causes a Conditional trap. The instruction and the contents of the Program Status registers are pushed onto the system stack. The source operand, which is contained in bits 7 to 4 of the instruction, identifies the particular cause of the trap. The source operand must be in the range from 0 to 15. This instruction is used for the generation of exceptions detected by software, such as an overflow on decimal

arithmetic.

Flags: Flags loaded from Program Status Area

Exceptions: Conditional trap

Source Addressing Mode	Assembler Language Syntax	Instruction Format
IM:	TRAP cc, #n	01111110 n cc

TRDB Translate and Decrement

TRDB dst, src, r

dst: IR

src: IR

Operation:

dst ← src[dst]

AUTODECREMENT dst by 1

r **←** r − 1

This instruction is used to translate a string of bytes from one code to another. The contents of the location addressed by the destination register (the "target byte") are used as an unsigned index into a translation table whose base address is contained in the source register. An effective address is calculated by adding the zero-extended target byte to the translation table base address using the rules for address arithmetic in the current mode of address representation: compact, segmented, or linear. The effective address is the location of the translated value used to replace the original contents of the target byte.

The destination register is then decremented by one, thus moving the pointer to the previous element in the string. The word register specified by "r" (used as a counter) is then decremented by one. The source register is unchanged. The source, destination, and counter registers must be distinct, non-overlapping registers. The translation table contains up to 256 bytes, one for each possible value of the target byte. The size of the translation table may be reduced when it is known that some target byte values will not occur.

Flags:

C: Unaffected

Z: Unaffected

S: Unaffected

V: Set if the result of decrementing r is zero; cleared otherwise

D: Unaffected H: Unaffected

Exceptions:

None

Addressing Mode	Assembler Language Syntax	Instruction Format
IR:	TRDB @Rd1, @Rs1, r	10 111000 Rd≠0 1000
		0000 r Rs≠0 0000

Example:

In linear mode, if register RR6 contains %00004001, the byte at location %00004001 contains 3, register RR20 contains %00001000, the byte at location %00001003 contains %AA, and register R12 contains 2, executing the instruction

TRDB @RR6, @RR20, R12

leaves the value %AA in location %00004001, the value %00004000 in RR6, and the value 1 in R12. RR20 is not affected. The V flag is cleared. In compact mode, word registers must be used instead of RR6 and RR20.

TRDRB

Translate, Decrement and Repeat

TRDRB dst, src, r

dst: IR src: IR

Operation:

repeat
dst ← src [dst]
AUTODECREMENT dst by 1
r ← r - 1
until r = 0

This instruction is used to translate a string of bytes from one code to another. The contents of the location addressed by the destination register (the "target byte") are used as an unsigned index into a translation table whose base address is contained in the source register. An effective address is calculated by adding the zero-extended target byte to the translation table base address using the rules for address arithmetic in the current mode of address representation: compact, segmented, or linear. The effective address is the location of the translated value used to replace the original contents of the target byte.

The destination register is the decremented by one, thus moving the pointer to the previous element in the string. The word register specified by "r" (used as a counter) is then decremented by one. The source register is unchanged. The entire operation is repeated until the result of decrementing r is zero. This instruction can translate from 1 to 65,536 bytes. The source, destination, and counter registers must be distinct and non-overlapping registers. The translation table contains up to 256 bytes, one for each possible value of the target byte. The size of the translation table may be reduced when it is known that some target byte values will not occur.

This instruction can be interrupted after each execution of the basic operation.

Flags:

C: Unaffected

Z: Unaffected

S: Unaffected

V: Set

D: Unaffected

H: Unaffected


Exceptions:

Addressing Mode	Assembler Language Syntax	Instruction Format
IR:	TRDRB @Rd1, @Rs1, r	10 111000 Rd≠0 1100 0000 r Rs≠0 0000

In compact mode, if register R6 contains %4002, the bytes at locations %4000 through %4002 contain the values %00, %40, %80, respectively, register R9 contains %1000, the translation table from location %1000 through %10FF contains 0, 1, 2, ..., %7F, 0, 1, 2, ..., %7F (the second zero is located at %1080), and register R12 contains 3, executing the instruction

TRDRB @R6, @R9, R12

leaves the values %00, %40, %00 in byte locations %4000 through %4002, respectively. Register R6 contains %3FFF, and R12 contains 0. R9 is not affected. The V flag is set. In segmented or linear mode, longword registers must be used instead of R6 and R9.



Note 1: Word register in compact mode, longword register in segmented or linear modes.

TRIB

Translate and Increment

TRIB dst, src, r

dst: IR src: IR

Operation:

dst ← src[dst]

AUTOINCREMENT dst by 1

r <-- r -- 1

This instruction is used to translate a string of bytes from one code to another. The contents of the location addressed by the destination register (the "target byte") are used as an unsigned index into a translation table whose base address is contained in the source register. An effective address is calculated by adding the zero-extended target byte to the translation table base address using the rules for address arithmetic in the current mode of address representation: compact, segmented, or linear. The effective address is the location of the translated value used to replace the original contents of the target byte.

The destination register is then incremented by one, thus moving the pointer to the next element in the string. The word register specified by "r" (used as a counter) is then decremented by one. The source register is unchanged. The source, destination, and counter registers must be distinct and non-overlapping registers. The translation table contains up to 256 bytes, one for each possible value of the target byte. The size of the translation table may be reduced when it is known that some target byte values will not occur.

Flags:

C: Unaffected

Z: Unaffected

S: Unaffected

V: Set if the result of decrementing r is zero; cleared otherwise


D: Unaffected

H: Unaffected

Exceptions:

Addressing Mode	Assembler Language Syntax	Instruction Format
IR:	TRIB @Rd1, @Rs1, r	10 111000 Rd ≠ 0 0000
		0000 r Rs≠0 0000

This instruction can be used in a "loop" of instructions that translate a string of data from one code to another code, but an intermediate operation on each data element is required. The following sequence translates a string of 1000 bytes to the same string of bytes, with all ASCII "control characters" (values less than 32) translated to the "blank" character (value = 32). A test, however, is made for the special character "return" (value = 13) which terminates the loop. The translation table contains 256 bytes. The first 33 (0-32) entries all contain the value 32, and all other entries contain their own index in the table, counting from zero. This example assumes compact mode. In segmented or linear mode, longword registers must be used instead of R4 and R5.



Note 1: Word register in compact mode, longword register in segmented or linear modes.

TRIRB

Translate, Increment and Repeat

TRIRB dst, src, r dst: IR src: IR

Operation:

repeat
dst ← src[dst]
AUTOINCREMENT dst by 1
r ← r - 1
until r = 0

This instruction is used to translate a string of bytes from one code to another. The contents of the location addressed by the destination register (the "target byte") are used as an unsigned index into a translation table whose base address is contained in the source register. An effective address is calculated by adding the zero-extended target byte to the translation table base address using the rules for address arithmetic in the current mode of address representation: compact, segmented, or linear. The effective address is the location of the translated value used to replace the original contents of the target byte.

The destination register is then incremented by one, thus moving the pointer to the next byte in the string. The word register specified by "r" (used as a counter) is then decremented by one. The source register is unchanged. The entire operation is repeated until the result of decrementing r is zero. This instruction can translate from 1 to 65,536 bytes. The source, destination, and counter registers must be distinct and non-overlapping registers. The translation table contains up to 256 bytes, one for each possible value of the target byte. The size of the translation table may be reduced when it is known that some target byte values will not occur.

This instruction can be interrupted after each execution of the basic operation.

Flags:

C: Unaffected Z: Unaffected

S: Unaffected

V: Set

D: Unaffected **H:** Unaffected

Exceptions:

Addressing Mode	Assembler Language Syntax	Instruction Format
IR:	TRIRB @Rd1, @Rs1, r	10 111000 Rd≠0 0100
		0000 r Rs≠0 0000

The following sequence of instructions can be used to translate a string of 80 bytes from one code to another. The pointers to the string and the translation table are set, the number of bytes to translate is set, and then the translation is accomplished. After executing the last instruction, the V flag is set. The example assumes compact mode. In segmented or linear mode, longword registers must be used instead of R4 and R5.

LDA R4, STRING LDA R5, TABLE LD R3, #80 TRIRB @R4, @R5, R3

TRTDB

Translate, Test and Decrement

TRTDB src1, src2, r

src1: IR

src2: IR

Operation:

RH1 ← src2[src1]

AUTODECREMENT src1 by 1

r **←** r – 1

This instruction is used to scan a string of bytes, testing for bytes with special values. The contents of the location addressed by the first source register (the "target byte") are used as an unsigned index into a translation table whose base address is contained in the second source register. An effective address is calculated by adding the zero-extended target byte to the base address using the current mode of address representation: compact, segmented, or linear. The effective address is the location of the translated value that is loaded into register RH1. The setting of the Z flag indicates whether or not the translated value is zero.

The first source register is then decremented by one, thus moving the pointer to the previous byte in the string. The word register specified by "r" (used as a counter) is then decremented by one. The second source register is unchanged. The source and counter registers must be distinct, non-overlapping registers. The translation table contains up to 256 bytes, one for each possible value of the target byte. The size of the translation table may be reduced when it is known that some target byte values will not occur.

Flags:

- C: Unaffected
- Z: Set if the translated value loaded into RH1 is zero; cleared otherwise
- S: Unaffected
- V: Set if the result of decrementing r is zero; cleared otherwise
- D: Unaffected
- H: Unaffected

Exceptions:

None

Addressing Mode	Assembler Language Syntax	Instruction Format
IR:	TRTDB @Rs11, @Rs21, r	10 111000 Rs1≠0 1010
		0000 r Rs2≠0 0000

Example:

In compact mode, if register R6 contains %4001, the byte at location %4001 contains 3, register R9 contains %1000, the byte at location %1003 contains %AA, and register R12 contains 2, executing the instruction

TRTDB @R6, @R9, R12

leaves the value %AA in RH1, the value %4000 in R6, and the value 1 in R12. Location %4001 and register R9 are not affected. The Z and V flags are cleared. In segmented or linear mode, longword registers must be used instead of R6 and R9.

TRTDRB

Translate, Test, Decrement and Repeat

TRTDRB src1, src2, r

src1: IR src2: IR

Operation:

repeat

RH1 ← src 2[src1]

AUTODECREMENT src1 by 1

r <- r − 1

until RH1 \neq 0 or r = 0

This instruction is used to scan a string of bytes, testing for bytes with special values. The contents of the location addressed by the first source register (the "target byte") are used as an unsigned index into a translation table whose base address is contained in the second source register. An effective address is calculated by adding the zero-extended target byte to the base address using the current mode of address representation: compact segmented, or linear. The effective address is the location of the translated value that is loaded into register RH1. The setting of the Z flag indicates whether or not the translated value is zero.

The first source register is then decremented by one, thus moving the pointer to the previous byte in the string. The word register specified by "r" (used as a counter) is then decremented by one. The entire operation is repeated until either a non-zero value is loaded into RH1 or the result of decrementing r is zero. This instruction can translate and test from 1 to 65,536 bytes. The second source register is unchanged. The source and counter registers must be distinct and non-overlapping registers. The translation table contains up to 256 bytes, one for each possible value of the target byte. The size of the translation table may be reduced when it is known that some target byte values will not occur.

This instruction can be interrupted after each execution of the basic operation.

Flags:

- C: Unaffected
- Z: Set if the translated value loaded into RH1 is zero; cleared otherwise
- S: Unaffected
- V: Set if the result of decrementing r is zero; cleared otherwise
- D: Unaffected
- H: Unaffected


Exceptions:

Addressing Mode	Assembler Language Syntax	Instruction Format
IR:	TRTDRB @Rs1 ¹ ,@Rs2 ¹ ,r	10 111000 Rs1≠0 1110
		0000 r Rs2≠0 1110

In compact mode, if register R6 contains %4002, the bytes at locations %4000 through %4002 contain the values %00, %40, %80, repectively, register R9 contains %1000, the translation table from location %1000 through %10FF contains 0, 1, 2, ..., %7F, 0, 1, 2, ..., %7F (the second zero is located at %1080), and register R12 contains 3, executing the instruction

TRTDRB @R6, @R9, R12

leaves the value %40 in RH1 (which was loaded from location %1040). Register R6 contains %4000, and R12 contains 1. R9 is not affected. The Z and V flags are cleared. In segmented or linear mode, longword registers must be used instead of R6 and R9.



Note 1: Word register in compact mode, longword register in segmented or linear modes.

TRTIB

Translate, Test and Increment

TRTIB src1, src2, r

src1: IR src2: IR

Operation:

RH1 ← src2[src1]

AUTOINCREMENT src1 by 1

 $r \leftarrow r - 1$

This instruction is used to scan a string of bytes, testing for bytes with special values. The contents of the location addressed by the first source register (the "target byte") are used as an unsigned index into a translation table whose base address is contained in the second source register. An effective address is calculated by adding the zero-extended target byte to the base address using the current mode of address representation: compact, segmented, or linear. The effective address is the location of the translated value that is loaded into register RH1. The setting of the Z flag indicates whether or not the translated value is zero.

The first source register is then incremented by one, thus moving the pointer to the next byte in the string. The word registers specified by "r" (used as a counter) is then decremented by one. The second source register is unchanged. The source and counter registers must be distinct and non-overlapping registers. The translation table contains up to 256 bytes, one for each possible value of the target byte. The size of the translation table may be reduced when it is known that some target byte values will not occur.

Flags:

C: Unaffected

Z: Set if the translated value loaded into RH1 is zero; cleared otherwise

S: Unaffected

V: Set if the result of decrementing r is zero; cleared otherwise

D: Unaffected

H: Unaffected

Exceptions:

Addressing Mode	Assembler Language Syntax	Instruction Format
IR:	TRTIB @Rs1 ¹ , @Rs2 ¹ , r	10 111000 Rs1≠0 0010

This instruction can be used in a "loop" of instructions which translate and test a string of data, but an intermediate operation on each data element is required. The following sequence outputs a string of 72 bytes, with each byte of the original string translated from its 7-bit ASCII code to an 8-bit value with odd parity. Lower case characters are translated to upper case, and any embedded control characters are skipped over. The translation table contains 128 bytes, which assumes that the most significant bit of each byte in the string to be translated is always zero. The first 32 entries and the 128th entry are zero, so that ASCII control characters and the "delete" character (%7F) are suppressed. The given instruction sequence is for compact mode. In segmented or linear mode, longword registers must be used instead of R3 and R4.

	LD LDA LDA	R5, #72 R3, STRING R4. TABLE	//initialize counter //load start address
LOOP:		,	
2001.	TRTIB	@R3,@ R4, R5	//translate and test next byte
	JR	Z, LOOP	//skip control character
	OUTB	PORTn, RH1	//output characters
	JR	NOV, LOOP	//repeat until counter = 0
DONE:			

Note 1: Word register in compact mode, longword register in segmented or linear modes.

TRTIRB

Translate, Test, Increment and Repeat

TRTIRB src1, src2, r

src1: IR src2: IR

Operation:

repeat

RH1 ← src2[src1]

AUTOINCREMENT src1 by 1

r **←** r − 1

until RH1 \neq 0 or r = 0

This instruction is used to scan a string of bytes, testing for bytes with special values. The contents of the location addressed by the first source register (the "target byte") are used as an unsigned index into a translation table whose base address is contained in the second source register. An effective address is calculated by adding the zero-extended target byte to the base address using the current mode of address representation: compact, segmented, or linear. The effective address is the location of the translated value that is loaded into register RH1. The setting of the Z flag indicates whether or not the translated value is zero.

The first source register is then incremented by one, thus moving the pointer to the next byte in the string. The word register specified by "r" (used as a counter) is then decremented by one. The entire operation is repeated in until either a non-zero value is loaded into RH1 or the result of decrementing r is zero. This instruction can translate and test from 1 to 65,536 bytes. The second source register is unchanged. The source and counter registers must be distinct and non-overlapping registers. The translation table contains up to 256 bytes, one for each possible value of the target byte. The size of the translation table may be reduced when it is known that some target byte values will not occur.

This instruction can be interrupted after each execution of the basic operation.

Flags:

- C: Unaffected
- Z: Set if the translated value loaded into RH1 is zero; cleared otherwise
- S: Unaffected
- V: Set if the result of decrementing r is zero; cleared otherwise
- D: Unaffected
- H: Unaffected

Exceptions:

Addressing Mode	Assembler Language Syntax	Instruction Format
IR:	TRTIRB @Rs11, @Rs21, r	10 111000 Rs1≠0 0110 0000 r Rs2≠0 1110

The following sequence of instructions can be used in compact mode to scan a string of 80 bytes, testing for special characters as defined by corresponding nonzero translation table entry values. The pointers to the string and translation table are set, the number of bytes to scan is set, and then the translation and testing is done. The Z and V flags can be tested after the operation to determine if a special character was found and whether the end of the string has been reached. The translation value loaded into RH1 can then be used to index another table, or to select one of a set of sequences of instructions to execute. In segmented or linear mode, longword registers must be used instead of R4 and R5.

LDA R4, STRING LDA R5, TABLE LD R6, #80 TRTIRB @R4, @R5, R6 JR NZ, SPECIAL

END_OF_STRING:

SPECIAL:

JR

OV,LAST__CHAR__SPECIAL

LAST_CHAR_SPECIAL:

TSET Test and Set

TSET dst TSETB TSETL dst: R, IR, EAM

Operation:

 $S \leftarrow dst < msb >$

dst ← -1

This instruction tests the most-significant bit of the destination operand, copying its value into the S flag, then sets the entire destination to all 1 bits. It provides a locking mechanism for synchronizing software processes that require exclusive access to certain data or instructions at one time. No other interlocked accesses are permitted to the destination memory location between fetching and storing the result.

Flags:

C: Unaffected

Z: Unaffected

S: Set if the most-significant bit of the destination was 1; cleared otherwise

V: Unaffected D: Unaffected

H: Unaffected

Exceptions:

None

Destination Addressing Mode	Assembler Language Syntax	Instruction Format
R:	TSET Rd TSETB Rbd	10 00110 W Rd 0110
	TSETL RRd	01111010 0000 0010 10 001101 RRd 0110
IR:	TSET @Rd1 TSETB @Rd1	00 00110 W Rd ≠ 0 0110
	TSETL @Rd1	01111010 0000 0010 00 001101 Rd≠0 0110
EAM:	TSET eam TSETB eam	0 1 0 0 1 1 0 W eam 0 1 1 0 1, 2, or 3 extension words
	TSETL eam	0 1 1 1 1 0 1 0 0 0 0 0 0 0 1 0 0 1 0 0 1 1 0 1 eam 0 1 1 0 1, 2, or 3 extension words

Example:		nutually-exclus of statements		n can be implemented by the following
	ENTER:	TSET JR	SEMAPHOR MI,ENTER	E //loop until resource con- //trolled by SEMAPHORE //is available
		egion—only or this code at a	ne software proc a time	ess
		CLR	SEMAPHOR	E //release resource controlled //by SEMAPHORE

Note 1: Word register in compact mode, longword register in segmented or linear modes.

XOR dst, src **XORB**

XORL

dst: R

src: R, IM, IR, EAM

Operation:

dst ← dst XOR src

A logical XOR operation is performed between the corresponding bits of the source and destination operands, and the result is stored in the destination. A 1 bit is stored wherever the corresponding bits in the two operands differ, otherwise a 0 bit is

stored. The contents of the source are not affected.

Flags:

C: Unaffected

Z: Set if the result is zero; cleared otherwise

S: Set if the most-significant bit of the result is set; cleared otherwise P: XOR, XORL—unaffected; XORB—set if parity of the result is even;

cleared otherwise

D: Unaffected H: Unaffected

Source Addressing Mode	Assembler Language Syntax	Instruction Format
R:	XOR Rd, Rs XORB Rbd, Rbs	10 00100 W Rs Rd
	XORL RRd, RRs	01111010 0000 0010 10 001001 RRs RRd
IM:	XOR Rd, #data	00 001 001 0000 Rd
	XORB Rbd, #data	00 001000 0000 Rbd data
	XORL RRd, #data	0 1 1 1 1 0 1 0 0 0 0 0 0 0 1 0 0 0 0 0

Source Addressing Mode	Assembler Language Syntax	Instruction Format
IR:	XOR Rd, @Rs¹ XORB Rbd, @Rs¹	00 00100 W Rs ≠ 0 Rd
	XORL RRd, @Rs1	01111010 0000 0010 00 001001 Rs≠0 RRd
EAM:	XOR Rd, eam XORB Rbd, eam	0 1 0 0 1 0 0 W eam Rd 1, 2, or 3 extension words
	XORL RRd, eam	0 1 1 1 1 0 1 0 0 0 0 0 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0

Example:

If register RL3 contains $\%\,\text{C3}$ (11000011) and the source operand is the immediate value $\%\,7B$ (01111011), executing the instruction

XORB RL3,#%7B

leaves the value %B8 (10111000) in RL3.

Note 1: Word register in compact mode, longword register in segmented or linear modes.

6.6 EPA Instruction Templates

There are seven templates for EPA instructions. If the Extended Processing Architecture enable bit (EPA) in the Flag and Control Word is set when the CPU encounters one of the instruction templates, the CPU transfers the instruction and operands to the EPU. The CPU merely transfers the operands to the EPU, but does not process them in any way.

Each type of EPU has its own mnemonics, opcodes, and exceptions to represent its particular data processing operations. The shaded portions of the instruction template shown below are ignored by the CPU; they are used by an EPU to specify its particular operations. The two least-significant bits of the first word of the instruction templates are reserved to encode an identifier field

that selects one of up to four possible EPUs in the system. When an EPU detects an exception, it signals the CPU through one of the interrupt request pins. For examples of EPU mnemonics, opcodes, and exceptions, see the Z8070 Floating Point Processor Technical Manual (Zilog document 03-8226-01).

The instruction templates shown below correspond to the data transfer operations performed by the CPU. Data can be transferred between an EPU and memory, EPU and CPU general-purpose registers, or between an EPU and the CPU flags byte register. The last template is for EPU internal operations that require no data transfers.

Extended Instruction Load Memory from EPU

Operation: Memory ← EPU (n bytes or words)

The CPU calculates the effective address and generates transactions on the external interface for an EPU to write n words or bytes of data to memory. The value in the instruction field for the number of words or bytes loaded ("n") is one less than the actual value of the source operand. Thus, the coding in the instruction field ranges from 0 to 15, which corresponds to loading 1 to 16 words or bytes.

Flags: No flags affected.

Exceptions: Extended Instruction trap

Destination Addressing Mode	Operation	Instruction Format
IR:	@Rd¹ ← EPU	00 00111 W Rd≠0 11
EAM:	EPU ← eam	0 1 0 0 1 1 1 W eam 1 1 n - 1 1, 2, or 3 extension words

Note 1: Word register in compact mode, longword register in segmented or linear modes.

Extended InstructionLoad EPU from Memory

Operation:

EPU ← Memory (n bytes or words)

The CPU calculates the effective address and generates transactions on the external interface to read n words or bytes of data from memory to an EPU. The value in the instruction field for the number of words or bytes loaded ("n") is one less than the actual value of the source operand. Thus, the coding in the instruction field ranges from 0 to 15, which corresponds to loading 1 to 16 words or bytes. When Immediate addressing mode is used for an odd number of bytes, an extra byte containing 0s is included at the end of the instruction, making the instruction length an integral number of words.

Flags:	No flags affected.		
Exceptions:	Extended Instruction trap		
Source Addressing Mode	Operation	Instruction Format	
IM:	EPU ← # data	0 0 0 0 1 1 1 W 0 0 0 0 0 1 n - 1 n data words or bytes	
IR:	EPU ← @Rs¹	00 00111 W Rs≠0 01	
EAM:	EPU <− eam	0 1 0 0 1 1 1 W eam 0 1 n - 1 1, 2, or 3 extension words	

Note 1: Word register in compact mode, longword register in segmented or linear modes.

Extended Instruction Load CPU from EPU

Operation:

CPU ← EPU registers (n words)

The contents of n words are transferred from an EPU to consecutive CPU registers starting with the specified destination register. The value in the instruction field for the number of words loaded ("n") is one less than the actual value of the source operand. Thus, the coding in the instruction field ranges from 0 to 15, which corresponds to loading 1 to 16 words.

For the word operand version, the CPU word registers (R0 - R15) are loaded. R0 follows R15 in consecutive order.

For the longword operand version, the CPU longword registers (RR0 – RR30) are loaded. RR0 follows RR30 in consecutive order. If the number of loaded words is odd, then the low-order halt of the last longword register loaded is undefined after executing this instruction.

Flags:

No flags affected.

Exceptions:

Extended Instruction trap

Destination Addressing Mode	Operation	Instruction Format
R:	Rd ← EPU	10 00 1 1 1 1 00 dst n-1
	RRd ← EPU	10 001111 01 n-1

Extended Instruction Load EPU from CPU

Operation:

EPU ← CPU registers (n words)

The contents of n words are transferred to an EPU from consecutive CPU registers starting with the specified source register. The value in the instruction field for the number of words loaded ("n") is one less than the actual value of the source operand. Thus, the coding in the instruction field ranges from 0 to 15, which corresponds to loading 1 to 16 words.

For the word operand version, the EPU is loaded from CPU word registers (R0 - R15). R0 follows R15 in consecutive order.

For the longword operand version, the EPU is loaded from CPU longword registers (RR0 – RR30). RR0 follows RR30 in consecutive order. If the number of loaded words is odd, then the low-order word of the last longword register is not involved in the loading.

Flags:

No flags affected.

Exceptions:

Extended Instruction trap

Source Addressing Mode	Operation	Instruction Format
R:	EPU ← Rs	10 001111 10 n-1
	EPU ← RRd	10 001111 11 11 n-1

Extended Instruction Load FCW from EPU

Operation:	Flags ← EPU The flags in the CPU's Flag and Control Word are loaded with information from an EPU. Only the flag bits are loaded; bits 0 and 1 of the Flag and Control Word are unaffected.		
Flags:	Flags loaded from EPU.		
Exceptions:	Extended Instruction trap		
	Operation	Instruction Format	
	FCW ← EPU	10 001110 00 0000	

Extended Instruction Load EPU from FCW

Extended Instruction Load EPU from FCW

Operation: EPU ← Flags

The flag byte of the CPU's Flag and Control Word is transferred to an EPU.

Flags: No flags affected.

Exceptions: Extended Instruction trap

Operation	Instruction Format
EPU ← FCW	10 001110 10

Extended InstructionInternal EPU Operation

Operation:	Internal EPU Operation	
	This template is for an EPU in	nternal operation, one which requires no data transfers.
Flags:	No flags affected.	
Exceptions:	Extended Instruction trap	
		Instruction Format
		10 001110 01

Chapter 7. Instruction Execution and Exceptions

7.1 INTRODUCTION

To execute an instruction, the CPU fetches the instruction whose address is in the Program Counter (PC), increments the PC by the length of the instruction, and performs the operations specified in Chapter 6 for the particular instruction. Exceptions are conditions or events that alter the sequence of instruction execution. The CPU recognizes four types of exceptions: reset, bus error, interrupts, and traps.

A reset exception occurs when the $\overline{\text{RESET}}$ line is activated. Reset initializes the CPU. A bus error exception occurs when external hardware indicates an irrecoverable error during a data transfer on the external interface. An interrupt is an asynchronous event indicated when the $\overline{\text{NMI}}$, $\overline{\text{VI}}$, or $\overline{\text{NVI}}$ line is activated. Interrupts are typically caused by peripheral devices that require attention. A trap occurs synchronously when a particular condition, such as integer overflow, is detected by the CPU during instruction execution.

When an exception occurs, the CPU stores the Program Status on the system stack, fetches the new Program Status from the Program Status Area, and resumes executing instructions. This chapter describes instruction execution and exception processing.

7.2 OPERATING STATES

The CPU is always in one of four possible operating states regarding instruction execution and exception processing: reset, exception processing, instruction executing, or halted. Figure 7-1 shows the four states and the transitions between them.

The CPU enters the reset state from any other state when a reset request is signalled on the $\overline{\text{RESET}}$ line. When $\overline{\text{RESET}}$ is released, the CPU enters exception processing state. The reset state is described in more detail in Section 8.10.




Figure 7-1. Operating States

In the exception processing state, the CPU is either storing values from the Program Status registers to memory or fetching values from memory for the Program Status registers. The storing and fetching of Program Status is described in Section 7.4.5. From the exception processing state the CPU normally enters the instruction executing state; however, a bus error exception causes a transition to the halted state.

In the instruction executing state, the CPU executes instructions. When the Halt instruction is executed, the CPU enters the halted state. If an exception other than reset occurs, the CPU enters the exception processing state.

In the halted state the CPU is halted; it is neither executing instructions nor processing exceptions. When an interrupt occurs, the CPU enters the exception processing state.

7.3 INSTRUCTION EXECUTION

Executing an instruction involves the following operations:

- Fetch the instruction
- Increment PC
- Fetch operands, if necessary
- Calculate results
- Store results and flags, if necessary

In concept, the CPU executes instructions by performing all the operations listed above in strict sequence for one instruction, and then beginning execution of the next instruction. However, the CPU checks for exceptions at several points during instruction execution. An exception can alter the operations for an instruction currently being executed, as well as the sequence from one instruction to the next. Also, the CPU overlaps the operations for executing several instructions in a multiple-stage pipeline. That is, while the CPU is calculating the results for one instruction, it can be storing the results for the previous instruction and fetching the operands for the next instruction. The use of an instruction pipeline. rather than completely executing each instruction in strict sequence, enhances the performance of the CPU.

This section describes the effects of exceptions and the pipeline on instruction execution. Section 7.3.1 explains how different exceptions affect instruction execution, and Section 7.3.2 explains how the pipeline affects instruction execution.

7.3.1 Instruction Ending

Instruction execution can end in any of five ways: completion, suspension, suspension with PC modification, termination, or partial completion. Generally, an instruction ends in completion; however, exceptions can cause a different conclusion. Section 7.4 explains each exception recognized by the CPU, and refers to the different types of instruction endings described here.

When an instruction ends in completion, the CPU has completely executed the instruction and all previous instructions. Any result operands and flags modified by the instruction have been stored, and the PC holds the address of the next instruction to execute. If an exception occurs after an instruction ends in completion, the Program Status saved on the system stack can be restored using the Interrupt Return (IRET) instruction. Execution will then resume with the

next instruction in sequence following the completed instruction.

When an instruction ends in suspension or suspension with PC modification, the CPU has not completely executed the instruction, but all previous instructions have been completed. Any flags and destination operands due to be stored by the instruction may be modified; however, only modifications that allow the instruction to be completed are possible. Also, an instruction that ends in suspension or suspension with PC modification will not have modified any control registers, memory locations, or peripheral ports that are protected from access in the current operating mode.

Examples:

- An Add (ADDB) instruction modifies the flags, but does not examine the flags. If an ADDB instruction ends in suspension because of an address translation exception, the flags may be modified.
- A Load (LD) instruction can store into a register whose contents are required for an effective address calculation, e.g., LDL RR2, GRR2. If the LD instruction ends in suspension because of an address translation exception, the register contents are unmodified.

When an instruction ends in suspension, the PC holds the address of the first word of the instruction. When an instruction ends in suspension with PC modification, the PC holds the address of the word following the first word of the instruction.

An instruction ends in suspension, or suspension with PC modification, when the CPU detects a trap condition, such as an address translation exception or unimplemented instruction, before completely executing the instruction. An instruction ending in suspension can be completed by eliminating the trap condition and restoring the Program Status saved on the system stack using the IRET instruction. An instruction ending in suspension with PC modification can be completed by eliminating the trap condition, decrementing the PC value stored on the system stack by two using the mode of address representation in effect for the suspended instruction, and restoring the Program Status using the IRET instruction.

When an instruction ends in termination, the CPU has not completely executed the instruction, but all previous instructions have been completed. Any flags and destination operands due to be stored by the instruction may be modified; the

contents of PC are undefined. A terminated instruction will not have modified any control registers, memory locations, or peripheral ports that are protected from access in the current operating mode. It is not possible to complete an instruction that ends in termination. Only reset and bus error cause instruction termination.

Only interruptible instructions can end in partial completion. Interruptible instructions are the "repeat" versions of block transfer, string manipulation, and input/output instructions (Sections 6.2.8 and 6.2.9). Interruptible instructions are repeatedly executed until a specified data value is found for one of the operands, or a counter held in a register is decremented to zero. While the CPU is executing an interruptible instruction, if an Address Translation trap or interrupt the instruction ends in partial completion. Any flags and destination operands due to be stored by the instruction may be modified; however, the values stored in the counter and address registers allow the instruction to be completed correctly when the instruction is re-executed. The PC holds the address of the first word of the instruction. An instruction ending in partial completion can be completed by eliminating the cause of the exception and restoring the Program Status saved on the system stack using the IRET instruction.

7.3.2 Effects of the Pipeline on Execution

The CPU executes several instructions simultaneously in a multiple-stage pipeline. In most circumstances, the differences between pipelined instruction execution and the complete execution of each instruction in strict sequence cannot be detected by software or hardware. However, the few cases in which the effects of the pipeline can be detected are described below.

The CPU can prefetch an instruction before completing all previous instructions. Consequently, if an instruction stores to a location from which a subsequent instruction is fetched (i.e., the program modifies itself), the CPU can prefetch the original contents of the memory location rather than the modified contents. Thus, self-modifying programs may not operate as intended. On the external interface, instruction prefetching can have the effect of fetching an instruction that is not executed (e.g., if the previous instruction causes a trap) or fetching an instruction before the operands for a previous instruction are fetched. Some privileged instructions (IRET, LDCTL, LDCTLL, LDPS, PCACHE, PTLB, PTLBE, and PTLBN) have the effect of serializing instruction execution. The serializing instruction and all previous instructions are completely executed, including storing of all results and flags, before fetching the next instruction. Thus, when a new value is loaded into the FCW by a LDCTL instruction, the address representation mode and operating mode used to fetch and execute the next instruction are determined by the new FCW value.

The CPU can also prefetch an operand for an instruction before completing all previous instructions. The effects of operand prefetching cannot be detected by software because the CPU only fetches an operand from a location after completing all previous instructions that modify the location. On the external interface, operand prefetching can have the effect of fetching an operand for an instruction that is not executed, for example, if the previous instruction causes a trap. Operands in physical I/O space are not prefetched, ensuring that the CPU only fetches data from an input peripheral port for instructions that are executed.

7.4 EXCEPTIONS

The CPU recognizes four types of exceptions: reset, bus error, interrupts, and traps. In processing exceptions other than reset, the CPU saves the Program Status and an identifier word on the system stack. For some exceptions, the CPU saves an additional longword parameter. Then the CPU fetches a new Program Status from the Program Status Area. The sections below describe the cause of each exception, CPU response to exceptions, and priority among exceptions.

7.4.1 Reset

Reset occurs when the $\overline{\text{RESET}}$ line is Low. Reset causes any instruction in execution to end in termination.

At reset the Translation and Cache Enable bits of the System Configuration Control Longword register (NX, SX, CI, and CD) are cleared to 0. Some fields of the Hardware Interface Control register are initialized as described in Section 8.10. When the RESET line is driven High, the CPU fetches the FCW from physical memory address 2 and the PC from physical memory address 4. Reset also invalidates all entries in the cache and the Translation Lookaside Buffer. After reset, the contents of all CPU registers other than the FCW, the PC, and the specified fields of SCCL and HICR are undefined. Reset should be used to initialize the CPU at power-on.

7.4.2 Bus Error

Bus error is indicated by a device responding to a data transfer transaction on the external interface. A bus error causes any instruction in execution to end in termination. The identifier word saved during bus error exception processing reports the state of the CPU pins. The physical address for the transaction is saved as a parameter on the system stack. Refer to Section 8.8.8 for more details about the bus error exception.

7.4.3 Interrupts

The CPU recognizes three kinds of interrupt signalled on separate pins: non-maskable, vectored, and non-vectored. Non-maskable interrupts are always enabled. Vectored and non-vectored interrupts can be selectively enabled by bits VIE and NVIE in the FCW. Vectored interrupts are enabled when VIE is 1; non-vectored interrupts are enabled when NVIE is 1.

An interrupt occurs when an enabled interrupt request is signalled on a CPU pin. The CPU generates an interrupt acknowledge transaction on the external interface to fetch the identifier word, which is then saved on the system stack. For vectored interrupts, the low-order byte of the identifier word is used to select a pointer to a particular interrupt handler routine. Refer to Section 8.7.5 for more details about interrupt request and acknowledge.

7.4.4 Traps

The CPU recognizes ten traps, described below.

7.4.4.1 Extended Instruction Trap. This trap occurs when an Extended Processing Architecture instruction is executed and the EPA bit of the FCW is O. The instruction ends in suspension with PC modification. The identifier is the first word of the instruction. This trap allows software to simulate execution of the EPA instruction when no EPU is in the system.

7.4.4.2 Privileged Instruction Trap. This trap occurs when a program attempts to execute a privileged instruction in normal mode; the instruction ends in suspension with PC modification. The identifier is the first word of the instruction.

7.4.4.3 System Call Trap. This trap occurs when a System Call instruction is executed. The

instruction ends in completion; the identifier is the instruction word. This trap is used by programs executing in normal mode to request services from the operating system. The low-order byte of the instruction word indicates the particular service requested.

7.4.4.4 Address Translation Trap. This trap occurs when an address translation error is detected, either an invalid table entry or an access protection violation. The instruction ends in suspension. The identifier word reports the address space for the logical address and the exception type (see Section 4.3.5 for more information). The logical address that caused the translation error is saved as a parameter on the system stack.

7.4.4.5 Breakpoint Trap. This trap occurs when the Breakpoint instruction is executed. The instruction ends in completion; the identifier is the instruction word.

7.4.4.6 Integer Arithmetic Error Trap. trap occurs when any of three error conditions is detected during execution of integer arithmetic instructions. The error conditions are integer overflow, bounds check, and index error. Integer overflow error is enabled by the IV bit in the FCW. Integer overflow is detected when the IV bit is 1 and the V flag is set by execution of ADD, DEC, DECI, DIV, DIVU, INC, INCI, NEG, SUB, SDA, SRA, SLA, CVT, or CVTU instructions. For DIV and DIVU instructions, Integer Overflow error includes the case of zero divisor. A bounds check error is detected when a Check instruction is executed and the destination operand is out of bounds. An index error is detected when an Index instruction is executed and the subscript is out of bounds.

The instruction ends in completion. The identifier word indicates the type of error, as shown in the following table.

Identifier	Error
0	Integer Overflow
1	Bounds Check
2	Index Error

7.4.4.7 Conditional Trap. This trap occurs when a Trap instruction is executed and the tested condition is satisfied. The instruction ends in completion; the identifier is the instruction word. This trap can be used for software detection of run-time errors.

7.4.4.8 Unimplemented Instruction Irap. This trap occurs when a program attempts to execute an instruction with an unimplemented bit pattern. The detected bit patterns include certain Z8000 opcodes described in Appendix A and instructions with first byte 36_{16} , or BF $_{16}$. The instruction ends in suspension with PC modification; the identifier is the first word of the instruction.

7.4.4.9 Odd PC Trap. This trap occurs before execution of an instruction when the PC contains an odd address. The contents of the identifier word are undefined.

7.4.4.10 Trace Trap. This trap occurs before an instruction is executed when the IP bit in the FCW is 1. The contents of the identifier word are undefined.

Instruction tracing is enabled by the T bit in FCW. Before each instruction is executed, T is copied to TP. The use of two bits to control instruction tracing ensures that, while tracing is enabled, exactly one Trace trap is processed after each instruction's execution, and after the servicing of other traps and interrupts. Section 7.4.7 provides more information about the priority for handling Trace traps and other exceptions.

The Trace trap handler should set the T bit to 1 and clear the TP bit to 0 in the FCW on the system stack before executing IRET and returning to the traced program. Note that the T bit in the FCW on the system stack can be cleared when an IRET, LDCTL, or LDPS instruction is traced.

7.4.5 Changing Program Status

To process all exceptions other than reset, the CPU pushes the Program Status and an identifier word on the system stack. An Address Translation trap and bus error push an additional longword parameter onto the system stack. The saved value of the PC depends on the type of instruction ending. As selected by the XL/ \bar{s} bit in the System Configuration Control Longword (SCCL) register, the CPU operates in either segmented system mode (XL/ \bar{s} = 0) or linear system mode (XL/ \bar{s} = 1) while saving the Program Status and other information; but the saved value of the FCW indicates the mode of operation when the exception occurred. Figure 7-2 shows how the information is saved on the stack.




Figure 7-2.
Program Status Saved on System Stack

A new Program Status must be fetched from memory to process any exception. For reset, the FCW is fetched from physical address 2 and the PC is fetched from physical address 4. Other exceptions fetch the new Program Status from an entry in the Program Status Area (PSA) (Figure 7-3). Bus error, non-maskable interrupt, non-vectored interrupt, and all traps have unique entries in the PSA

from which the new Program Status is fetched. For vectored interrupts, the new value of the FCW is loaded from displacement 122 in the PSA. The low-order byte of the identifier word is used to select the new value of the PC by indexing into a table of 256 values beginning at displacement 124 in the PSA.




Figure 7-3. Program Status Area

The effective address of an entry in the Program Status Area is calculated by adding the displacement shown in Figure 7-3 to the physical base address held in the Program Status Area Pointer register. The effective address calculation is performed in segmented or linear mode, as selected by the XL/\bar{S} bit in the SCCL register. The result is the physical address used to fetch the PSA entry.

During exception processing, if an address translation error is detected while information is being saved on the system stack, the System Stack Pointer is restored to its value before the exception occurred and the overflow stack is used instead. The top of the overflow stack is addressed by the Overflow Stack Pointer register (OSP). The Program Status, identifier word, and exception parameter (or an undefined longword if there is no exception parameter) are pushed on the A word containing the overflow stack. displacement of the exception entry in the PSA is also pushed onto the overflow stack. The new Program Status is fetched from displacement 88 in the PSA. Since the OSP register contains a physical address, an Address Translation trap cannot occur when pushing information on the overflow stack. The effective address calculation for pushing onto the overflow stack is performed in segmented or linear mode, as selected by the XL/\overline{S} bit in the SCCL register. Figure 7-4 shows how information is saved on the overflow stack.




Figure 7-4.
Program Status Saved on Overflow Stack

7.4.6 Exception Handlers

After the new Program Status has been fetched, the CPU begins executing instructions of the exception handler routine whose address was loaded into the PC. The new value of the FCW determines the address representation mode (compact/segmented/linear), operating mode (system/normal), and the enabled interrupts and traps for the exception handler. An interrupt handler can execute with interrupts disabled until critical information has been stored. The interrupt handler can then enable interrupts, permitting nested interrupt servicing.

The exception handler can examine the identifier word and parameter (only bus error and Address Translation trap have a parameter) for information about the cause of the exception. After completing their service, handlers for traps and interrupts execute the Interrupt Return instruction. The Address Translation trap handler must pop the longword violation address from the stack before executing IREI. IREI restores the Program Status from the system stack so instruction execution can resume at the point where the exception occurred. The handlers for Extended Instruction trap, Privileged Instruction trap, and Unimplemented Instruction trap must modify the PC value stored on the stack before executing IREI.

7.4.7 Priority of Exceptions

It is possible for several exceptions to occur simultaneously. The CPU checks for particular

exceptions at specific points during instruction execution. (Figure 7-5.) If multiple exceptions are detected, the CPU responds to the one with highest priority.




Figure 7-5. Exception Priority Flowchart

Whenever a reset exception is detected, the CPU responds immediately; any instruction being executed is terminated. Pending bus errors, traps, and internally latched non-maskable interrupt requests are eliminated.

If a bus error is detected and reset is not requested, the CPU responds to the bus error exception. Any instruction being executed is terminated, and pending traps are eliminated.

Before executing an instruction, the CPU checks for enabled interrupt requests. The CPU responds to the highest priority enabled interrupt request, if any. The priority of interrupts is, in descending order, normaskable, vectored, and non-vectored. If several devices are requesting the same interrupt, priority among the devices must be resolved externally, typically with a daisy chain or interrupt priority controller. After responding to an interrupt, the new value of FCW is used to check again for enabled interrupt requests before executing the first instruction of the service routine.

If there are no enabled interrupt requests, the CPU checks the TP bit in the FCW. If TP is set to 1, a Trace trap occurs. Otherwise, the CPU checks whether the PC contains an odd address. If the least-significant bit of PC is 1, an Odd PC trap occurs. Otherwise, the CPU copies T to TP and begins executing the instruction.

During instruction execution, one of the following trap conditions may be detected: Extended Instruction trap, Privileged Instruction trap, Unimplemented Instruction trap, or Address Translation trap. If one of the conditions is detected, instruction execution is suspended; TP is cleared to 0; and the trap is processed. Otherwise, instruction execution is completed.

After completion of the instruction, one of four trap conditions may be detected: System Call trap, Breakpoint trap, Integer Arithmetic Error trap, or Conditional trap. If one of these trap conditions is detected, the corresponding trap is processed.

For interruptible instructions, the CPU checks for address translation exceptions during each iteration. If an address translation exception is detected, instruction execution ends in partial completion, TP is cleared to 0, and the trap is processed. If no address translation error has been detected, the CPU checks for enabled interrupt requests at the end of each iteration except the last. If an interrupt request is pending, the CPU clears TP to 0 and responds to the highest priority request.

An interrupt can occur immediately after the Enable Interrupt instruction is executed and before the next instruction.

Chapter 8. External Interface

8.1 INTRODUCTION

The CPU is only one component in a computer system containing memory, peripherals, Extended Processing Units (EPUs), DMA controllers, and other CPUs (Figure 8-1). Zilog has established the Z-BUS as a convention for the signals and timing used to

interconnect components of a microprocessor system. The Z80,000 CPU is compatible with the Z-BUS, allowing the CPU to be easily connected into a wide variety of system configurations. This chapter describes the operation of the CPU interface with other system components.




Figure 8-1. System Configuration

8.2 BUS OPERATIONS

Iwo kinds of bus operations are defined: transactions and requests. At any one time, only one device, known as the master, has control of the bus. The master can initiate transactions on the bus to transfer data to another device, known as the responder. In some transactions, called flyby, the master controls the transaction, but another device transfers data with the responder. The master can also initiate transactions that do not transfer data. The CPU performs transactions that transfer data to and from memory, periph-

erals, or EPUs. The CPU controls flyby transactions that transfer data between an EPU and memory. The CPU also performs internal operation and halt transactions, which do not transfer data. Only the bus master can initiate transactions; however, other devices can initiate requests. The CPU responds to interrupt requests from peripherals by generating an interrupt acknowledge transaction. The CPU responds to bus requests from other potential bus masters, and can initiate bus requests of its own, as described in Section 8.9. In addition, the CPU responds to reset requests, which are used to initialize the CPU.

8.3 MULTIPROCESSOR CONFIGURATIONS

The CPU provides support for interconnection in four types of multiprocessor configurations (Figure 8-2): coprocessor, slave processor, tightly-coupled multiple CPUs, and loosely-coupled multiple CPUs.

Coprocessors, such as the Z8070 Arithmetic Processing Unit, work synchronously with the CPU to execute a single instruction stream using the Extended Processing Architecture facility. The EPUBSY and EPUABORT signals are dedicated for connection with coprocessors, as described in Section 8.8.4.

Slave processors, such as the Z8016 DMA Transfer Controller, perform dedicated functions asynchronously to the CPU. The CPU and slave processor share a local bus, of which the CPU is the default

master, using the $\overline{\text{BUSREQ}}$ and $\overline{\text{BUSACK}}$ signals, as described in Section 8.9.

Tightly-coupled, multiple CPUs execute independent instruction streams and communicate through shared memory located on a common (global) bus using the GREQ and GACK signals, as described in Section 8.9. Each CPU is default master of its local bus, but the global bus master is chosen by an external arbiter. The CPU also provides special bus status information for interlocked memory references (Test and Set, Increment Interlocked, and Decrement Interlocked instructions), which can be used with multiple-ported memories.

Loosely-coupled, multiple CPUs generally communicate through a multiple-ported peripheral, such as the Z8038 FIO I/O Interface Unit. The Z80,000 CPU's I/O and interrupt facilities can support loosely-coupled multiprocessing.




Figure 8-2.
Multiprocessor Configurations

8-2 2071-012

8.4 CACHE

The CPU implements a cache mechanism that keeps a copy of recently used memory locations on-chip. These locations can contain both instructions and data. On memory fetches, the CPU examines the cache to determine if the addressed information is stored there. If the information is in the cache (a hit), then the CPU fetches the copy from the cache, and no transaction is necessary on the external interface. If the information is not in the cache (a miss), then the CPU performs a memory read transaction to fetch the missing information and stores a copy of the information into the cache, replacing the least recently used data in the cache. Thus, the cache serves to reduce the number of memory read transactions, providing a substantial boost to performance.

Software can control the cache mechanism in several ways. The System Configuration Control Longword register contains separate control bits (CI and CD) that enable the cache for instruction and data references and another bit (CR) that enables the cache replacement algorithm. In page table entries, the NC bit can be set to disable the use of the cache for selected pages. The Purge Cache instruction can be executed to invalidate the contents of the cache when a memory location that may have been copied into the cache has been modified by another processor. For example, if a slave processor reads from a peripheral port to a memory location that may be copied in the cache, the cache must be purged. Similarly, if two or more tightly-coupled CPUs can alternately execute one process, the cache must be purged when the operating system changes from executing one user-process to another. Appendix C describes the cache mechanism in more detail, including its control and interaction with the external interface.

8.5 PIN FUNCTIONS

The CPU interface includes 59 signal lines, and four power supply connections (Figure 8-3). A summary of the signal pin functions is given below.

AD₀-AD₃₁. Address/Data (Bidirectional, active High, 3-state). These 32 lines are time-multiplexed to transfer address and data. At the beginning of each transaction the lines are driven with the 32-bit address. After the address has been driven, the lines are used to transfer one or more bytes, words, or longwords of data.

 $\overline{\text{AS}}$. Address Strobe (Output, active Low, 3-state). The rising edge of $\overline{\text{AS}}$ indicates the beginning of a transaction and shows that the address, ST_0-ST_3 , R/W, BL/W, BW/C, N/S, and $\overline{\text{BRST}}$ are valid.

BRST. Burst (Output, active Low, 3-state). A Low on this line indicates that the CPU is performing a burst transfer; that is, multiple Data Strobes following a single Address Strobe.

BRSTA. Burst Acknowledge (Input, active Low). A Low on this line indicates that the responding device can support burst transfers.

BUSREQ. Bus Request (Input, active Low). A Low on this line indicates that a bus requester has obtained or is trying to obtain control of the local bus.

BUSACK. Bus Acknowledge (Output, active Low). A Low on this line indicates that the CPU has relinquished control of the local bus in response to a bus request.

BL/W, BW/C. (Output,3-state). These two lines specify the data transfer size.

BL/W BW/C Size
High High Byte
Low High Word
High Low Longword
Low Reserved

CLK. Clock (Input). This line is the clock used to generate all CPU timing.

DS is used for timing data transfers.

EPUBSY. EPU Busy (Input, active Low). A Low on this line indicates that an EPU is busy. This line is used to synchronize the operation of the CPU with an EPU during execution of an EPA instruction.

EPUABORT. EPU Abort (Output, active Low). A Low on this line indicates that the CPU is aborting execution of an EPA instruction, typically because an Address Translation trap has occurred.

GACK. Global Acknowledge (Input, active Low). A Low on this line indicates that the CPU has been granted control of a global bus.

GREQ. Global Request (Output, active Low, 3-state). A Low on this line indicates that the CPU has obtained or is trying to obtain control of a global bus.

IE. Input Enable (Output, active Low, 3-state).
A Low on this line can be used to enable buffers on the AD lines to drive toward the CPU.

NMT. Non-Maskable Interrupt (Input, edge activated). A High-to-Low transition on this line requests a non-maskable interrupt.

NVT. Non-Vectored Interrupt (Input, active Low). A Low on this line requests a non-vectored interrupt.

N/5. Normal/System Mode (Output, Low = System Mode, 3-state). This line indicates whether the CPU is operating in normal or system mode.

OE. Output Enable (Output, active Low, 3-state). A Low on this line can be used to enable buffers on the AD lines to drive away from the CPU.

R/W. Read/Write (Output, Low = Write, 3-state) This line indicates the direction of data transfer.

RESET. (Input, active Low). A Low on this line resets the CPU.

rsp ₀	RSP ₁	Response
High	High	Ready
Low	High	Bus Error
High	Low	Bus Retry
Low	Low	Wait

SI_O-SI₃. Status (Output, active High, 3-state). These lines encode the kind of transaction occurring on the bus. (See Table 8-1.)

VI. Vectored Interrupt (Input, active Low). A Low on this line requests a vectored interrupt.




Figure 8-3. Z80,000 Pin Functions

8.6 HARDWARE INTERFACE CONTROL REGISTER

The Hardware Interface Control register (HICR) specifies certain characteristics of the hardware configuration surrounding the CPU, including bus speed, memory data path width, and number of automatic wait states. The physical memory address space is divided into two sections, Mo and Mo,

selected by bit 30 of the memory address. A typical system would locate slow, 16-bit wide bootstrap ROM in M_0 and faster, 32-bit wide dynamic RAM in M_1 . The physical I/O address space is similarly divided into two sections, I/O $_0$ and I/O $_1$, selected by bit 30 of the port address. The fields of HICR (Figure 8-4) are described below.




Figure 8-4. Hardware Interface Control Register

M_Q Wait Count (M_Q.W) specifies the number of wait states automatically inserted by the CPU for references to M_Q. If the value is 0, no wait states are inserted. If the value is n>0, n wait states are automatically inserted for memory read and n-1 wait states are inserted for memory write.

 M_0 Data Path Width $(M_0.DP)$ specifies the data path width for references to M_0 . While this bit is 1, the data path width for M_0 is 16 bits; otherwise, the data path width for M_0 is 32 bits.

N₁ Wait Count (N₁.W) specifies the number of wait states automatically inserted by the CPU for references to M₁. If the value is 0, no wait states are inserted. If the value is n>0, then n wait states are automatically inserted for memory read and n-1 wait states are inserted for memory write.

 N_1 Data Path Width (N_1 .DP) specifies the data path width for references to M_1 . While this bit is 1, the data path width for M_1 is 16 bits; otherwise, the data path width for M_1 is 32 bits.

I/O₀ Wait Count (I/O₀.W) specifies the number (0-7) of wait states automatically inserted by the CPU for references to I/O₀.

I/O₁ Wait Count (I/O₁.W) specifies the number (0-7) of wait states automatically inserted by the CPU for references to I/O_1 .

Interrupt Acknowledge Wait Count 1 (IACK.W1) specifies the number (0-7) of wait states automatically inserted by the CPU before \overline{DS} falls during interrupt acknowledge transactions.

Interrupt Acknowledge Wait Count 2 (IACK.W2) specifies the number (0-7) of wait states automatically inserted by the CPU before \overline{DS} rises during interrupt acknowledge transactions.

Speed (5) specifies the frequency of the bus clock relative to the processor clock. If this bit is 1, the bus clock frequency is 1/2 the processor clock frequency; otherwise, the bus clock frequency is 1/4 the processor clock frequency. The value of this bit is determined by hardware at reset, and cannot be altered by software (see Section 8.10).

EPU Overlap Mode (EPUO) and another field in an EPU control register control the degree of overlap for CPU and EPU operations. While this bit is 1, overlap is enabled; otherwise, overlap is disabled. While overlap is disabled, the EPU can use the signal EPUBSY to stop the CPU from processing instructions. There are several degrees of overlap that affect performance, system debugging and recovery from exceptions. Refer to Section 8.8.4 for more information.

Minimum Address Strobe Rate (MASR) controls an option that ensures an Address Strobe is generated at least once every 16 bus clock cycles. While this bit is 1, the option is enabled; otherwise, the option is disabled. While the MASR option is enabled and the CPU has neither performed any transactions, granted the local bus, nor requested a global bus for 16 bus cycles, the CPU performs an internal operation or halt transaction. If the CPU is in halted state, a halt transaction is performed; otherwise, an internal operation transaction is performed. This function can be used for refreshing pseudostatic RAMs. Also, some Z-BUS peripherals require Address Strobe to generate interrupt request timing.

Global Enable (GE) and Local Address (LAD) control the use of the global bus request protocol. While GE is 1, the protocol is enabled; otherwise, the protocol is disabled. The LAD field selects 1 of 16 sections of the physical address spaces used for references to the local bus; references to other sections use the global bus. See Section 8.9 for more information.

In systems that combine memories with different widths, an individual operand must be located entirely within physical memory modules of a single width. Thus if an operand is located across consecutive logical pages, including operands for ENTER, EXIT, LDM, LDML, and EPA instructions that may occupy several longwords, then the two physical frames containing the operand must both be in 16-bit memory modules or 32-bit memory modules.

8.7 BUS TIMING

The CPU performs transactions on the external interface to transfer data for fetching instructions, fetching and storing operands, processing exceptions, and performing memory management. In addition, the CPU performs internal operation and halt transactions, which do not transfer data. Each transaction occurs during

a sequence of bus clock cycles, named I_1 , I_2 , etc. The CPU has a single clock line, CLK, used to generate all timing. Internally, the CPU derives another clock for bus timing by dividing CLK by 2 or 4. The scale factor for bus timing (2 or 4) is selected at reset. In the AC timing characteristics for the CPU (available in a separate data sheet from Zilog), input setup and hold times and output delays are specified with respect to a rising edge of CLK. When CPU output transitions occur on different rising clock edges, the time between the transitions is specified in terms of a constant delay and a variable number of CLK cycles. The number of CLK cycles depends on the bus timing scale factor, type of transaction, and number of wait states.

In the logical timing diagrams that follow, the signal transitions on the bus are shown in relation to the bus clock, BCLK. The beginning of a transaction, signified by a falling edge of $\overline{\text{AS}}$,




Figure 8-5. Example of Memory Read Timing Showing Different Bus Scale Factors

always occurs on a rising edge of BCLK. The BCLK signal is derived internally to the CPU as described above, and is not available on the pins. BCLK can also be derived externally by dividing CLK by the selected bus timing scale factor. Section 8.10 discusses synchronization of the internal and external bus clocks. The timing diagrams in Figure 8-5 show example memory read transactions with one wait state using the different scale factors.

8.8 BUS TRANSACTIONS

All bus transactions begin with Address Strobe (\overline{AS}) first asserted* and then negated. On the rising edge of \overline{AS} , the lines for status (SI_0-SI_3), Read/Write (R/\overline{W}), data transfer size (BW/\overline{L} , BL/\overline{W}), and Normal/System (N/\overline{S}) are valid. The status lines indicate the type of transaction being initiated (Table 8-1). The R/\overline{W} line indicates the direction of data transfer. The data transfer size indicates whether a byte, word, or longword of data is to be transferred. The N/\overline{S} line indicates the CPU's operating mode. The following sections describe timing for the different transactions.

Table 8-1. Status Codes

S13-S10	Definition
0 0 0 0	Internal Operation
0001	CPU-EPU (data)
0010	I/O
0011	Halt
0100	CPU-EPU (Instruction)
0101	NMI Acknowledge
0 1 1 0	NVI Acknowledge
0111	VI Acknowledge
1000	Cacheable CPU-Memory (Data)
1001	Non-Cacheable CPU-Memory
	(Data)
1010	Cacheable EPU-Memory
1011	Non-Cacheable EPU-Memory
1100	Cacheable CPU-Memory
	(Instruction)
1 1 0 1	Non-Cacheable CPU-Memory
	(Instruction)
1110	Reserved
1 1 1 1	Interlocked CPU-Memory (Data

^{*}In the description of bus transactions, the term "asserted" means an active signal and "negated" means an inactive signal. A signal is either active when High or when Low, as specified in the pin function list.

On the rising edge of $\overline{\text{AS}}$, the address on the AD lines is also valid. Addresses are not required for internal operation, halt, interrupt acknowledge, and CPU-EPU data transactions; the AD lines are driven but the address is undefined for those transactions. The CPU uses Data Strobe ($\overline{\text{DS}}$) to time the data transfer. (Note that internal operation and halt transactions do not transfer data, and thus do not assert $\overline{\text{DS}}$.) For write operations (R/W = Low), the CPU asserts $\overline{\text{DS}}$ when valid data is on the AD lines. For read operations (R/W = High), the CPU makes the AD lines 3-state before asserting $\overline{\text{DS}}$ so the addressed device can put its data on the bus. The CPU samples the data in the middle of a bus cycle while negating $\overline{\text{DS}}$.

The AD lines can be used to transfer bytes, words, or longwords of data. When reading from memory, the CPU always reads a word or longword, depending on the memory data path width, regardless of the size of the information required. For read transactions the three cases are handled as follows:

- Byte transfers use AD₀-AD₇; AD₈-AD₃₁ are ignored.
- Word transfers use AD₀-AD₁₅; AD₁₆-AD₃₁ are ignored.
- Longword transfers use AD₀-AD₃₁.

For write transactions, the three cases are handled as follows:

- Byte transfers replicate the data on AD0-AD7, AD8-AD15, AD16-AD23, and AD24-AD31.
- Word transfers replicate the data on AD₀-AD₁₅ and AD₁₆-AD₃₁.
- Longword transfers use AD₀-AD₃₁.

The Input Enable ($\overline{\text{IE}}$) and Output Enable ($\overline{\text{OE}}$) signals can be used to enable buffers on the bidirectional AD lines. $\overline{\text{IE}}$ is asserted when the buffers are to drive toward the CPU; $\overline{\text{OE}}$ is asserted when the buffers are to drive away from the CPU. Whenever the direction for the AD lines changes, both $\overline{\text{IE}}$ and $\overline{\text{OE}}$ are negated for at least one CLK cycle.

To transfer more than one data item, the CPU can perform burst transactions. The data items are transferred in the same direction, and are equal in size. $\overline{\text{DS}}$ is used to time each transfer. The CPU asserts Burst ($\overline{\text{BRST}}$) to indicate a burst transfer. The responding device asserts Burst Acknowledge ($\overline{\text{BRSTA}}$) if it is capable of supporting burst tranfers. If $\overline{\text{BRSTA}}$ is not asserted, the CPU transfers only a single data item.

8.8.1 Response

Any time data is transferred, the responding device returns a code on the Response lines (RSP₀-RSP₁) to indicate ready, wait, bus error, or bus retry. The response is sampled at a time specific for each type of transaction, generally before the AD lines are sampled for reads or $\overline{\text{DS}}$ is negated for writes, and after automatic wait states are inserted.

Ready indicates the completion of a successful transfer.

Wait indicates that the responding device needs more time to complete the transaction. The CPU waits one bus cycle before sampling the response again to accommodate slow memory or peripherals. A simple system using only Z-BUS $\overline{\text{WAIT}}$ can be implemented by connecting $\overline{\text{WAIT}}$ to both RSP0 and RSP1.

Bus error indicates that a fatal error has occurred during the transaction, e.g., bus timeout for a nonexistent device. The CPU treats bus error as an exception.

Bus retry indicates that the transaction should be tried again, e.g., a transient parity error was detected. The CPU negates $\overline{\text{DS}}$ and tries the transaction again.


The CPU can insert wait states automatically under control of several fields in the Hardware Interface Control register. If an automatic wait state is programmed for a bus cycle, the CPU ignores the response and wait is assumed. Thus, wait states can be inserted automatically by the CPU or upon request of the responding device. It must be emphasized that the RSPO-RSP1 lines are sampled synchronously. Thus, they must meet the specified setup and hold times for correct operation.

8.8.2 CPU-Memory Transactions

The CPU performs transactions with status 1000, 1001, 1100, 1101, or 1111 to read from and write to memory. See Appendix C for more information about the different status codes. The transactions involve either a single data transfer or multiple, burst data transfers.

8.8.2.1 Single Memory Read and Write Transactions. Figure 8-6 shows timing for a single memory read transaction with no wait states. AS is

asserted during the first half of I1. The rising edge of $\overline{\rm AS}$ indicates that the address on ${\rm AD}_{\rm O}{\rm -AD}_{\rm 31}$ and control signals STn-ST3, R/W, BW/L, BL/W, and N/S are valid. The control signals remain valid for the duration of the transaction. BRST is negated during the transaction because only a single data item is transferred. At the beginning of T2, the CPU stops driving the address, asserts $\overline{\text{DS}}$, and prepares to receive data from memory. In the middle of T2, $\ensuremath{\mathsf{RSP}}_0\text{-RSP}_1$ are sampled ready, the input data is latched, and $\overline{\text{DS}}$ is negated. signal OE is asserted during T1; however, for twocycle read transactions, IE is not asserted. IE is unasserted because there is no bus clock transition between the negation of $\overline{\text{OE}}$ at the end of T1 and the sampling of data in the middle of T2. The two-cycle read transaction is a compatible extension of the Z-BUS three-cycle read transaction. Two-cycle read transactions are intended for use with fast memories connected directly to the CPU pins without buffers, such as an external



*RSP₀-RSP₁ and data sampled.

Figure 8-6. Single Memory Read Timing

The CPU can insert wait states in the middle of T2 if ${\rm RSP}_0{\rm -RSP}_1$ are sampled wait or if automatic wait states are programmed in the appropriate field of HICR. The duration of a wait state is one BCLK cycle.


The timing for a single memory read transaction with one wait state is shown in Figure 8-7. This is not a true wait state because the CPU asserts $\overline{\text{IE}}$ in the middle of T2 and continues until the middle of T3. For memory read transactions longer than two bus cycles, either because of wait states or burst transfers, $\overline{\text{IE}}$ is asserted from the middle of T2 until the end of data transfer. The signals $\overline{\text{OE}}$ and $\overline{\text{IE}}$ can be used to control buffers on the AD lines.

For memory read transactions, the data transfer size is equal to the data path width specified in HICR. The memory should transfer the aligned longword addressed by AD_2-AD_{31} (ignored AD_0-AD_1)

for a 32-bit data path, or the aligned word addressed by $\mathrm{AD}_1\mathrm{-AD}_{31}$ (ignoring AD_0) for a 16-bit data path. The CPU selects the required bytes from the transferred word or longword.

A single memory write transaction (Figure 8-8) begins with $\overline{\text{AS}}$ to indicate that address and control signals are valid. At the beginning of T2 the CPU stops driving the address and starts driving the data. In the middle of T2, $\overline{\text{DS}}$ is asserted. The CPU negates $\overline{\text{DS}}$ in the middle of T3. $\overline{\text{OE}}$ is asserted beginning at T1 and continues for the duration of the transaction. The CPU samples RSPn-RSP1 in the middle of T3.

For memory write transactions, the data transfer size is less than or equal to the data path width specified in HICR. Bytes and words can be written to a 16-bit memory; bytes, words, and longwords can be written to a 32-bit memory. The CPU writes bytes to any address, but words and longwords are



*RSP₀-RSP₁ and data sampled.

Figure 8-7.
Single Memory Read Timing (One Wait State)

8-10

always written to an aligned address; that is, words are always written to an even address and longwords are always written to an address that is a multiple of four. When a program writes a word or longword to an unaligned address, the CPU performs two or more write transactions to aligned addresses. For example, if the program writes a word to an odd address, the CPU first writes the more significant byte to the odd address, then it writes the less significant byte to the successive even address.

Single memory read and write timing are slightly different from Z-BUS specifications. The minimum read transaction is two bus cycles, and the response is sampled at the end of the data transfer. For the Z-BUS, the minimum read transaction is three cycles, and the response is sampled one cycle before the end of the data transfer. For strict Z-BUS compatibility it is possible to program one automatic wait state for memory read and to delay the response using an external flipflop.

8.8.2.2 Burst Memory Read and Write Transactions.

Burst memory transactions use multiple Data Strobes following a single Address Strobe to transfer data at consecutive memory addresses. The BRST and BRSTA signals control the burst transaction. The CPU uses burst transactions to prefetch the cache block for a cache miss on an instruction fetch. The CPU also uses burst transactions to fetch or store operands when more than one transfer is necessary, as with unaligned operands, string instructions, load Multiple instructions, and loading of Program Status.

If the memory does not support burst transfers, the burst transfer protocol described below (Figure 8-9) allows $\overline{\text{BRSTA}}$ to be tied High. The CPU then separates the burst transaction into a sequence of single transfers, but only a single transfer is performed for a cache miss on an instruction fetch.




Figure 8-8. Single Memory Write Timing




Figure 8-9. Burst Transfer Protocol

At the beginning of a burst transaction, the CPU asserts \overline{BRST} along with other control signals. If the CPU continues to assert \overline{BRST} when \overline{DS} falls, this indicates to memory that the CPU can support another data transfer following the one in process. If the CPU negates \overline{BRST} before \overline{DS} falls, this indicates to memory that the current transfer is the last in the transaction.


When $\overline{\text{BRSTA}}$ is asserted at the time the RSP0-RSP1 lines are sampled ready, this indicates to the CPU that memory can support another data transfer following the one in process. When $\overline{\text{BRSTA}}$ is negated at the time the RSP0-RSP1 lines are sampled ready, this indicates to the CPU that the current data transfer is the last in the transaction. The burst transaction can be terminated by either the

CPU or memory. If memory terminates the transfer by negating \overline{BRSTA} , the CPU responds by negating \overline{BRST} when \overline{DS} is negated. (See the example for burst memory read.) If the CPU terminates the transfer by negating \overline{BRST} before the falling edge of \overline{DS} , memory responds by negating \overline{BRSTA} . (See the example for burst memory write.) The CPU terminates the burst transaction when all the required data items have been transferred or after reaching the end of an aligned, 16-byte block.

Figure 8-10 shows timing for a burst memory read transaction with one wait state. In this example, three data items are transferred, after which memory terminates the burst. BRST is asserted at the beginning of I1; otherwise, the timing for the first transfer is identical to a single memory In the middle of T3, the CPU samples RSPn-RSP1 ready, latches the data, and samples BRSTA active. During T4 the second data item is transferred, accompanied by $\overline{\text{DS}}$. The time for the second and subsequent transfers can be extended with wait states if RSPO-RSP1 are sampled wait; the CPU inserts automatic wait states only for the first transfer. During T5 the third data item is transferred. At the same time RSPO-RSP1 are sampled ready, the data is latched and BRSTA is sampled inactive. Memory terminated the burst transfer, and the CPU responds by negating BRST.

Figure 8-11 shows timing for a burst memory write transaction with no wait states. In this example. two data items are transferred, and the CPU terminates the burst. BRST is asserted at the beginning of T1; otherwise, the timing for the first transfer is identical to a single memory write. In the middle of T3, the CPU samples RSP_0 -RSP₁ ready and BRSTA active. At the beginning of T4, the CPU negates BRST, indicating that one more data transfer will follow. During T4, the second data item is transferred, accompanied by DS. The time for the second and subsequent transfers can be extended with wait states if RSP_0 -RSP₁ are sampled wait; the CPU inserts automatic wait states only for the first transfer. Memory recognizes that the CPU has terminated the burst transfer, and responds by negating BRSTA before the end of T4. Note that a memory system can be designed to support burst transfers only for read transactions through selective enabling of BRSTA.

8.8.2.3 Interlocked Memory Transactions. In tightly-coupled multiprocessor configurations, the CPU must at certain times inhibit other bus masters from referring to shared memory while the CPU performs two or more interlocked transactions. The CPU uses interlock protection for data references associated with Test and Set, Decrement



*RSP $_0$ - RSP $_1$, $\overline{\text{BRSTA}}$, and data sampled.

Figure 8-10. Burst Memory Read Timing (One Wait State)

Interlocked, and Increment Interlocked instructions. The CPU also uses interlock protection for references to address translation table entries when loading the Translation Lookaside Buffer. The CPU indicates interlocked protection for a sequence of memory references by using status 1111 for any of the memory transactions previously described. While the CPU indicates status 1111, the memory system must prevent interlocked references to shared memory by other processors. During a sequence of interlocked memory transactions, the CPU does not acknowledge local bus requests nor does the CPU generate any bus transactions with status other than 1111.

8.8.3 Input/Output Transactions

The CPU uses status 0010 to read from and write to I/0 ports. I/0 transactions are generated for I/0 instructions and, when address translation is enabled, by data references to pages with bit 31 of the page table entry set to 1.

The timing for I/O and memory transactions is very similar. The major difference is that $\overline{\text{DS}}$ falls in the middle of T2 for I/O read timing, compared to the beginning of T2 for memory read timing. This allows peripheral devices more time for address decoding. Another difference is that the data

8-12 2071-018




Figure 8-11. Burst Memory Write Timing


transfer size (byte, word, or longword) for I/O transactions is specified by the instruction, not by HICR. The final difference is that the CPU does not support burst I/O transactions. Figure 8-12 shows timing for an I/O read transaction. I/O write timing is the same as a single memory write (Figure 8-8).

8.8.4 EPU Transactions

The CPU and EPU cooperate in the execution of EPA instructions (Figure 8-13). When the CPU encounters an EPA instruction and the EPA bit in FCW is 1, the CPU broadcasts the first two words of the

instruction to the EPUs in the system using the CPU-EPU instruction transfer transaction. All EPUs in the system recognize the transaction, but only one of four possible EPUs is selected by bits 16 and 17 of the EPU instruction. The CPU also transfers the PC value for the instruction, which the selected EPU saves for use in exception handling. If data transfers are required to complete the instruction, the CPU controls the data transfer transactions while the EPU drives or receives the data.

The EPUBSY signal, output from the EPU, is used to synchronize the CPU and EPU in executing EPA instructions. (When multiple EPUs are present in



*RSP₀-RSP₁ and data sampled.

Figure 8-12. I/O Read Timing

a system, the EPUBSY input to the CPU must be driven by an external AND gate whose inputs are the EPUBSY signals from the EPUs). The CPU must sample EPUBSY inactive before initiating an EPU instruction transfer. If data transfers are required, the CPU must sample EPUBSY inactive before initiating the first transfer.

While the CPU samples $\overline{\text{EPUBSY}}$ active, no transactions are initiated; however, the CPU may grant the local bus.

EPUBSY is also used to control the degree of overlap between CPU and EPU instruction execution. Ordinarily, the CPU can continue processing other instructions after performing the data transfers associated with an EPA instruction and before the EPU has completed executing the instruction. To simplify debugging and recovery from exceptions, overlap can be disabled under control of the EPU0 bit in HICR. When overlap is disabled (EPU0 = 0), the CPU samples EPUBSY in the middle of the bus

8-14 2071-020




Figure 8-13. EPA Instruction Processing

cycle during which the last data transfer for an EPA instruction occurs. If EPUBSY is asserted, the CPU ceases processing instructions or interrupts until EPUBSY is sampled inactive in the middle of a bus cycle. When overlap is enabled (EPU0 = 1), the CPU does not sample EPUBSY after the last data transfer, but only samples EPUBSY before initiating the next EPU instruction transfer.

While processing an EPA instruction and after the instruction has been transferred to the selected EPU, the CPU may detect an address translation exception. In such an event, the CPU asserts EPUABORT, informing the selected EPU to abort execution of the instruction; at all other times, the CPU negates EPUABORT. The CPU then saves the address of the suspended EPA instruction on the system stack during exception processing.

When CPU and EPU instruction processing overlap, the CPU may complete all data transfers for an EPA instruction (the queued instruction) before the EPU completes execution of a previous EPA instruction. If the EPU then detects an exception during execution of the previous instruction, the EPU does not execute the queued instruction. In such a case, the address of the queued instruction is in an EPU control register, and the CPU saves the address of a subsequent instruction on the system stack.

To simplify system hardware, the CPU and EPU AD lines should be wired together with no buffers between them. If the AD lines are separated by buffers, external circuitry must generate $\overline{\text{IE}}$ and $\overline{\text{OE}}$ timing for CPU-EPU data read and EPU-memory write transactions.




Figure 8-14.
CPU-EPU Instruction Transfer Timing

8.8.4.1 CPU-EPU Instruction Transactions. Figure 8-14 shows timing for a CPU-EPU instruction transfer transaction with status 0100. The rising edge of $\overline{\text{AS}}$ indicates that the AD lines and status are valid. During T1, the AD lines are used to transfer the opcode, i.e., the first two words of the EPA instruction. At the beginning of T2 the CPU stops driving the opcode, asserts $\overline{\text{DS}}$, and starts driving PC on the AD lines. In the middle of T2, the CPU samples RSP $_0$ -RSP $_1$ ready and negates $\overline{\text{DS}}$. The data transfer size for the transaction is longword.

The duration of a CPU-EPU instruction or data transfer can be extended with wait states if ${\rm RSP}_0{\rm -RSP}_1$ are sampled wait. The Z8070 APU, however, does not require wait states, nor does it drive ${\rm RSP}_0{\rm -RSP}_1$. Systems using the Z8070 APU must ensure that ${\rm RSP}_0{\rm -RSP}_1$ are both High, indicating ready, during CPU-EPU instruction and data transactions.




Figure 8-15. CPU-EPU Data Read Timing

8.8.4.2 CPU-EPU Data Transactions. Transactions to transfer data between the CPU and EPU use status 0001. The EPA instruction opcode indicates the number of words transferred. One or more longwords of data are transferred until all words have been transferred. If the last transfer contains a single word, the data is on AD₁₆-AD₃₁. The CPU does not assert BRST and ignores BRSTA.

Figure 8-15 shows timing for a CPU-EPU data read transaction. This example has two data transfers; any number of data transfers between one and eight

is possible. The rising edge of $\overline{\text{AS}}$ indicates that status and control signals are valid. The CPU stops driving the AD lines at the end of T1; the EPU begins driving them in the middle of T2. At the beginning of T3, the CPU asserts $\overline{\text{DS}}$. In the middle of T3 the CPU samples RSP0-RSP1 ready, latches the data, and negates $\overline{\text{DS}}$. The second longword of data is transferred during T4. After the last data transfer the CPU inserts an idle bus cycle (T5 in the example) during which neither the CPU nor EPU drive the AD lines.





Figure 8-16. CPU-EPU Data Write Timing

Figure 8-16 shows timing for a CPU-EPU data write transaction. This example has three data transfers; any number of data transfers between one and eight is possible. Timing for the first transfer is identical to the CPU-EPU instruction transfer transaction. A second longword of data is transferred during T3, and the third longword is transferred during T4.

8.8.4.3 EPU-Memory Transactions. The CPU uses status 1010 or 1011 for the EPU to read from and write to memory using flyby transactions. The timing is identical for EPU-memory read and CPU-memory read. The EPU monitors the CPU timing on the bus, and uses the two least significant address bits on the first transfer, the data transfer size, and the length of the operand from the instruction to select the bytes it needs from the AD lines.

8–18






*EPUBSY sampled. + RSP0-RSP1 sampled; EPUBSY sampled if last transaction.

Figure 8-17. EPU-Memory Single Write Timing

The timing for an EPU-memory write transaction differs slightly from a CPU-memory write transaction. Two extra bus cycles are included to pass the AD lines from CPU to EPU after the address transfer and from EPU back to CPU after the last data transfer. Figure 8-17 shows an example for a single EPU-memory write transaction with no wait states. The CPU stops driving the AD lines at the end of I1; the EPU begins driving them in the middle of $\overline{12}$. \overline{DS} is asserted in the middle of $\overline{13}$, one bus cycle later than for CPU-memory write timing. The CPU negates DS in the middle of T4. The CPU can insert wait states in the middle of 14. The EPU continues to drive the AD lines until the end of T4. After the last data transfer the CPU inserts an idle bus cycle (15 in the example) during which neither the CPU nor EPU drive the AD lines. EPU-memory burst write transactions are similarly extended by two bus cycles more than CPU-memory burst write timing. One cycle is inserted before the first data transfer, and another after the last data transfer.



*RSP₀-RSP₁ sampled. + RSP₀-RSP₁ and data sampled.

Figure 8-18. Interrupt Request/Acknowledge Timing

8.8.5 Interrupt Request and Acknowledge

The CPU recognizes vectored, nonvectored, and non-maskable interrupt requests. The decreasing order of priority for interrupts is nonmaskable, vectored, and nonvectored. $\overline{\text{NMT}}$ is edge sensitive; when $\overline{\text{NMT}}$ is asserted, an internal latch is loaded. $\overline{\text{VT}}$ and $\overline{\text{NVT}}$ are level sensitive.

The CPU samples $\overline{\text{VI}}$, $\overline{\text{NVI}}$, and the internal $\overline{\text{NMI}}$ latch on the rising edge of CLK. The interrupt request signals can be asynchronous to CLK; the CPU synchronizes them internally.

After a request for an enabled interrupt is asserted, the CPU begins an interrupt acknowledge transaction. Figure 8-18 shows timing for an interrupt acknowledge transaction, indicated by status 0101, 0110, or 0111. The timing is similar to a single I/O read. Wait states (either programmed for automatic insertion or externally generated) can be inserted before \overline{DS} falls in the middle of I2, and before \overline{DS} rises in the middle of I3. Inserting wait states before \overline{DS} falls allows for delay in the interrupt priority daisy chain.

8-20

A word of data is transferred on $\mathrm{AD}_{0}\mathrm{-AD}_{15}$. All of the interrupts save the transferred word on the system stack for processing the interrupt. Vectored interrupt uses the low-order byte of the word to select a unique PC value from the Program Status Area.

8.8.6 Internal Operation and Halt Transactions

Figure 8-19 shows timing for internal operation (status = 0000) and halt (status = 0011) transactions. Unlike other bus transactions, data is not transferred during these operations. Nevertheless, the data transfer size for the transaction indicates longword. The duration of the transaction is two bus cycles.




Figure 8-19.
Internal Operation and Halt Timing

The CPU generates an internal operation transaction after the end of a sequence of interlocked memory transactions. The CPU generates a halt transaction upon entering halted state (Section 7.2). When the Minimum Address Strobe Rate option is enabled (the MASR bit in HICR is 1), the CPU maintains a steady rate for Address Strobes by generating halt transactions in halted state or internal operation transactions otherwise.

8.8.7 Bus Retry

During transactions in which data is transferred, the responding device can indicate bus retry on RSP_0 -RSP1. When bus retry is sampled, the CPU terminates the transaction in progress, negating \overline{DS} and \overline{BRST} , then repeats the same transaction. If bus retry is indicated during a burst transfer, the retry transaction begins with the address for the data transfer where bus retry was indicated. The CPU does not acknowledge interrupts or bus requests between the retry response and the retry transaction.

8.8.8 Bus Error

During transactions in which data is transferred, the responding device can indicate a bus error exception on RSP_0-RSP_1 . When bus error is sampled, the CPU terminates the transaction in progress, negating \overline{DS} and \overline{BRST} . A bus error exception also causes termination of the instruction in execution. In processing a bus error exception, the CPU saves the Program Status, physical address for the transaction, and a word identifying the status and control signals used for the transaction on the system stack, in that order (Figure 8-20). In the identifier word, High signals are 1, and Low signals are 0.




Figure 8-20. Bus Error Identifier Word

8.9 BUS REQUEST AND ACKNOWLEDGE

The CPU supports two types of bus request/acknowledge sequences, local and global. Other bus masters request the local bus from the CPU using a handshake of $\overline{\text{BUSREQ}}$ and $\overline{\text{BUSACK}}$. The CPU requests a global bus from an external arbiter using a handshake of $\overline{\text{GREQ}}$ and $\overline{\text{GACK}}$.

To generate transactions on the local bus, a potential bus master (such as a DMA controller) must gain control of the bus by making a bus request (Figure 8-21). A local bus request is initiated by asserting BUSREQ. Several bus requestors may be wired to the BUSREQ signal; priorities are resolved externally to the CPU, usually by a priority daisy chain.

The CPU samples BUSREQ on the rising edge of CLK. BUSREQ can be asynchronous to CLK; the CPU synchronizes it internally. After BUSREQ is asserted, the CPU completes any transaction or sequence of interlocked transactions in progress, including possible retries. Next, the CPU responds by asserting BUSACK and placing its other output signals except EPUABORT in 3-state. The EPUABORT signal remains valid while the CPU has granted the local bus, and may be asserted if an EPA instruction is in progress. Later, when BUSREQ is negated, the CPU negates BUSACK and begins driving all other output signals.

The CPU can initiate transactions with devices located on a global bus shared with other CPUs. At any time, only one of the CPUs can initiate transactions on the global bus. Control of the global bus is arbitrated by external circuitry. Before initiating transactions on the global bus, the CPU requests control of the global bus from the arbiter using the protocol described below.

The CPU uses two fields of HICR to distinguish between local and global bus transactions. The GE bit enables use of the global bus. The 4-bit LAD field specifies one of sixteen sections of the physical address space used for local references.

Before every memory and I/O bus transaction (status codes 0010 and 1000 through 1111), the CPU compares the LAD field with bits 26 to 29 of the physical address. If the comparison is unequal and GE is 1, then the transaction is a global bus reference; otherwise the transaction is a local bus reference. In a tightly-coupled multiprocessor system (Figure 8-2c), each of the local and global memory locations and peripheral ports can have a unique system address. Each CPU loads a distinct value into LAD, identifying its local addresses; the CPUs refer to global addresses and local addresses of other CPUs using the global bus request protocol.




Figure 8-21.
Local Bus Request Acknowledge Timing

8–22

Figure 8-22 shows timing for the global bus request/acknowledge protocol. Before initiating a transaction on the global bus, the CPU drives the address, SI_{0} – SI_{3} , \overline{BRST} , R/W, N/S, BL/W, and BW/\overline{L} valid at the beginning of a bus cycle. Then, in the middle of the bus cycle, the CPU asserts \overline{GREQ} . When the global bus selected by the address is available to the CPU, the arbiter asserts

 $\overline{\text{GACK}}.$ The CPU samples $\overline{\text{GACK}}$ on the rising edge of CLK. $\overline{\text{GACK}}$ can be asynchronous to CLK; the CPU synchronizes it internally. The CPU performs one or more transactions on the global bus, then negates $\overline{\text{GREQ}}.$ The arbiter responds by negating $\overline{\text{GACK}};$ the CPU can then initiate more transactions.





Figure 8-22. Global Bus Request Timing

2071-029

Figure 8-23 shows a state diagram for the local and global bus request protocols. To prevent deadlock between CPUs referring to each other's local memories, a CPU can be preempted while it is

waiting for $\overline{\text{GACK}}$ in State 2. If $\overline{\text{BUSREQ}}$ is asserted before $\overline{\text{GACK}}$, the CPU relinquishes the global bus without performing any transactions.



NOTES: Interface signals are High (H), Low (L), High or Low (2ST), or 3-stated (3ST).

NEED_GBUS is an active High signal internal to the CPU.

Figure 8-23. State Diagram for CPU Bus Request Protocol

	State Legend		Transition Legend
State O	The CPU controls the local bus and is neither requesting nor controlling the	A	A local bus request occurs.
	global bus.	В	The global bus arbiter grants control of the global bus when no global bus
	The CPU can perform transactions on the local bus.		request is pending. This is an error. The CPU remains in State O.
State 1	The CPU has granted the local bus.	С	The CPU requests the global bus in response to the internally generated
	The CPU cannot perform transactions.		signal NEED_GBUS.
State 2	The CPU controls the local bus and is requesting the global bus.	D	The local bus master relinquishes the bus.
	The CPU cannot perform transactions.	E	The global bus arbiter grants the global bus to the CPU while no local bus
State 3	The CPU controls the local and global buses.		request is pending.
		F	The global bus arbiter grants the global
	The CPU can perform transactions on the global bus.		bus to the CPU while a local bus request is pending. The CPU is preempted.
State 4	The CPU controls the local bus and is relinquishing control of the global bus.	G	The global bus arbiter reclaims the glo- bal bus before the CPU relinquishes the global bus. This is an error. The
	The CPU cannot perform transactions.		CPU's response to this error is undefined.
,		н	The CPU relinquishes control of the glo- bal bus when it no longer needs the glo- bal bus or in response to a local bus request.
		I	The global bus arbiter reclaims the global bus.

8.10 RESET

Figure 8-24 shows Reset timing. After $\overline{\text{RESET}}$ is asserted, the CPU responds as follows.

- AD lines are turned to input direction
- AS, BRST, BUSACK, DS, EPUABORT, GREQ, IE, and OE are negated
- ST₀-ST₃ are driven to 1111
- BW/C and BL/W are driven Low
- N/S and R/W are undefined

If RESET is asserted while the CPU is asserting BUSACK, the CPU first negates BUSACK, then the other CPU output lines are removed from 3-state and driven as described above. After RESET is asserted, external circuitry can detect that the CPU has responded to the reset request by sensing BW/L and BL/W Low. At power on, RESET should be asserted until after power has stabilized.

During reset, bits SX, NX, CI, and CD of the SCCL control register are cleared, disabling the address translation and cache mechanisms. Bit GE of HICR is also cleared, disabling the global bus request protocol.

At the rising edge of $\overline{\text{RESET}}$, the relationship between bus timing, memory data path, and number of automatic wait states is determined. If RSP0 is High at the rising edge of $\overline{\text{RESET}}$, HICR is initialized with M0.DP = 1, M0.W = 7, and S = 1. This corresponds to a default configuration of 16-bit memory path, seven automatic wait states, and bus clock scale factor 2. If RSP0 is Low at the rising edge of $\overline{\text{RESET}}$, AD0-AD3 and AD11 are latched into the corresponding bits of HICR, and AD15 must be High.

RESET need not be synchronous with CLK; however, the CPU assumes that the last rising edge of CLK on which RESET is asserted corresponds to a rising edge of BCLK. Thus, if RESET is synchronized with the rising edge of the external bus clock, the internal and external bus clocks will be in phase with respect to CLK. After RESET is negated, the CPU reads FCW from memory address 2 and PC from address 4 using status 1101. If BUSREQ is asserted before RESET is negated, the CPU acknowledges the bus request before fetching the Program Status.




Figure 8-24. Reset Timing

2071-031 8-27

Zilog

Appendix A. Z8000 Compatibility

The Z80,000 CPU is an upward-compatible extension of Z8000 architecture and bus interface. All Z8000 normal mode software and most Z8000 system mode software executes on the Z80,000 CPU, provided the software contains no timing dependencies, does not modify itself, and does not use any of the Z8000 reserved instruction, address, and control field encodings.

A few of the Z8000 privileged instructions are not implemented by the Z80,000 CPU. The instructions are LDCTL (refresh control register), the Multi-Micro set (MBIT, MREQ, MRES, MSET), and the Special I/O instruction set (SIN, SINB, SIND, SINDB, SINDRB, SINIR, SINIR, SINIR, SINIRB, SOTOR, SOTORB, SOTIR, SOTIRB, SOUT, SOUTDB, SOUTDB, SOUTDB, SOUTIR, and SOUTIB). An Unimplemented Instruction trap occurs when a program attempts to execute one of these instructions.

The portions of a Z8000 operating system concerning memory management and initialization of the Program Status Area (PSA) must be modified to execute on the Z80,000 CPU. The PSA for the Z80,000 CPU is an extension of the Z8000's PSA, with more entries for additional exceptions.

Memory management is integrated in the Z80,000 CPU, while the Z8000 CPU implements memory management in peripheral components (Z8010 Memory Management Unit and Z8015 Paged Memory Management Unit). In addition, the Z80,000 CPU does not separate stack and data address spaces as does the Z8000 CPU. Any inconveniences caused by these

differences can be minimized by following the guidelines in the application note "Memory Management and the Z80,000 32-bit Microprocessor" (Zilog document number 00-2329-01).

The Z80.000 CPU is compatible with the signals and timing of the 16-bit Z-BUS, except for the Multi-Micro resource request signals. The global bus request protocol of the Z80,000 CPU replaces the Multi-Micro protocol. The Z80,000 CPU also improves the Z-BUS sampling of WAIT and permits memory read transactions of two bus cycles duration, though strict Z-BUS compatibility can be maintained by programming appropriate fields in the Hardware Interface Control register. (For strict Z-BUS compatibility, HICR fields Mg.DP, $M_{1}.W$, $M_{1}.DP$, $M_{1}.W$, $I/O_{0}.W$, and $I/O_{1}.W$ are 1; IACK.W1 is 3; IACK.W2 is 2; and GE is 0.) For the Z80,000 CPU, EPU-to-memory write transaction timing includes one cycle more than the Z-BUS specification; the additional cycle prevents a bus clash between the CPU and EPU.

Aside from the Z-BUS signals and timing described above, there are only the following few differences between the Z80,000 CPU and Z8000 CPU pin signals. The Z80,000 CPU does not implement the Z8000 CPU signals MREQ, STOP, ABORT, (Z8003 and Z8004 only), SEGT (Z8001 only), and SAT (Z8003 only). Additionally, some of the status code definitions have been changed to accommodate the cache in the Z80,000 CPU. The Z80,000 CPU does not support refresh transactions.

Zilog Zilog

Appendix B. Memory-Mapped I/O

The CPU's memory management mechanism can map logical memory addresses to physical I/O addresses by setting bit 31 of a page table entry to 1. Memory-mapped I/O can be used only for references to the data memory logical address spaces with the following instructions.

ADD	DEC	RES
AND	EX	SET
BIT	INC	SUB
CLR	LD	TEST
COM	NEG	TESTA
CP (not Immediate)	OR	XOR

Memory-mapped I/O must not be used for instruction address space references or for data references with instructions other than those listed above. If memory-mapped I/O is used in this prohibited manner, the CPU may not be able to recover correctly from an address translation exception that is detected after the peripheral port has been accessed, because the state of the peripheral may have changed. In addition, instructions like Decrement Interlocked and those for the Extended Processing Architecture cannot use I/O status on bus transactions.

Zilog Zilog

Appendix C. Cache Control and Memory Transactions

The Z80,000 CPU implements a cache mechanism that keeps copies of frequently used memory locations on-chip for fast access. The cache mechanism is selectively enabled for instruction and data references by bits CI and CD in the SCCL register. The cache replacement algorithm is controlled by the CR bit in the SCCL register. When the replacement algorithm is enabled, (CR=1), the cache stores a copy of the most recently used memory locations; otherwise, the cache stores a copy of fixed memory locations.

The cache contains 16 blocks of storage (Figure C-1). Each block includes an address tag, which stores the 28 most-significant bits of the physical memory address corresponding to the block, and a bit specifying whether the address tag is valid. Associated with the tag, the block also stores eight data words and a bit for each word specifying whether or not the word contains a valid copy of the corresponding memory location. The cache is fully associative, so that any memory location can be assigned to any block. In all, the cache provides 256 bytes of data storage.




Figure C-1. Cache Organization

The Purge Cache (PCACHE) instruction invalidates all of the address tags and data words.

On memory references for which the cache is enabled, the cache is examined to determine whether a copy of the addressed location's contents is stored on-chip. If the cache is not enabled, the cache is bypassed. For instruction fetches (including fetches of operands specified by Immediate, Relative Address, or Relative Index addressing mode), the cache is enabled when CI is set to 1; if memory management is enabled, the NC bit of the page table entry must also be O. For operand fetches, the cache is enabled when CD is set to 1 and the reference is not interlocked (i.e., not DECI, INCI, and TSET instructions); if memory management is enabled, the NC bit of the page table must also be O. For operand stores, the cache is always enabled. When the CPU fetches from the Program Status Area during exception processing or from the translation tables during address translation, the cache is bypassed.

When the cache is enabled for a reference, bits 4 to 31 of the physical memory address are compared to the tags in each cache block. The reference is called either a "tag hit" if one of the valid tags matches the address, or a "tag miss" if none of the tags matches. When a tag hit occurs, bits 1 to 3 of the address select a data word in the block. If the data word is valid, the reference is called a "word hit"; otherwise, it is called a "word miss." For an aligned longword reference, both the high-order and low-order words, along with their validity bits, are accessed simultaneously.

For instruction fetches, if the reference is a word hit, the instruction word is simply read from the cache. If the reference misses and the cache is enabled for instructions, the instruction word is fetched from memory using a burst transaction. The CPU continues the burst transaction, reading successive words as long as memory acknowledges the burst or until the end of the block. If the cache is bypassed, the instruction is fetched using a single read operation.

For operand fetches, if the reference is a word hit, the data word is simply read from the cache. Otherwise, if the reference misses or the cache is bypassed, the data word is fetched from memory. Only data fetches that involve more than one transfer use burst transactions, such as those for the following instructions: CPI(R), CPSI(R), CHECK, EXIT, INDEX, IRET, LDI(R), LDM, LDML, LDPS, ${\tt OUTI(R)}$, ${\tt TRII(R)B}$, and ${\tt EPA}$ instructions. Similarly, burst transactions are used for fetching unaligned operands and longword operands on a 16-bit memory data path. When an operand is specified using Relative Address addressing mode, the instruction transfer status (1100 or 1101) is used except for EPA instructions, which use data transfer status (1010 or 1011).

For operand stores and saving Program Status during exception processing, if the reference is a word hit, the data byte or word is written to the cache; however, the data word is invalidated for an EPA instruction. If the reference is a tag miss or word miss, the cache is unaffected. The data is written to memory regardless of whether the cache hits or misses. This ensures that the current value for a location is always stored in memory. The CPU uses burst transactions only for stores with Load Multiple and Load Multiple longword registers, Enter, and EPA instructions.

Table C-1 summarizes the activity in the cache and external interface described above. The status codes distinguish cacheable and non-cacheable references for use with an external cache.

When the CPU fetches from the PSA during exception processing, a burst transaction with status 1101 is used. If the CPU stores to the overflow stack during exception processing, a transaction with status 1001 is used. When translation table entries are fetched or stored (to update the M and R bits) during address translation, the CPU uses status 1111.

In addition to the address tags, data, and validity bits, the cache contains a stack that orders the blocks according to how recently they have been used with the most recently used block on the top of the stack. Whenever a reference is a tag hit, the corresponding block moves to the top of the stack, and the blocks that previous to the reference had been more recently used move down the stack. The bottom of the stack identifies the least recently used (LRU) block.

If the cache replacement algorithm is enabled, the contents of the cache change when a cache miss occurs. For a tag miss, the CPU first replaces the tag of the LRU block with the missing block's address, and marks all the data words in the block invalid. For either a tag miss or word miss, the CPU loads the data fetched from memory into the selected cache block and marks the corresponding words valid.

When the cache replacement algorithm is disabled, copies of fixed memory locations can be locked into the cache for fast, on-chip access. To do this, the cache is first enabled for block replacement of data references only (CR=1, CD=1, CI=0). Then the cache is purged and selected blocks are read into the cache. Afterwards, the replacement algorithm is disabled, and the cache is enabled for instruction and data references (CR=0, CD=1, CI=1).

The number of data words per block, number of blocks, degree of associativity, and replacement algorithm described for the cache design in this appendix are specific to the first implementation of the Z80,000 CPU architecture and may differ in future products implementing the same architecture. Differences in these characteristics can impact on system performance, but have no effect on the function of software or the external interface.

Table C-1. Cache and Bus Activity

		Cache Acti	vity	Bus Transaction
Reference	Hit/Miss	Data	LRU	(status)
Instruction Fetch				
CI • <u>NC</u>	hit miss	no change update	update update	no yes (1100)
CI · NC	don't care	no change	no change	yes (1100)
NC	don't care	no change	no change	yes (1101)
Operand Fetch				
CD•NC•ÎLOK	hit miss	no change update	update update	no yes (1000, 1010, or 1100)
CD-NC-ILOK	don't care	no change	no change	yes (1000, 1010, or 1100)
NC • ILOK	don't care	no change	no change	yes (1001, 1011, or 1101)
ILOK	don't care	no change	no change	yes (1111)
Operand Store				
NC-ILOK	hit miss	update no change	update no change	yes (1000, 1010, or 1100) yes (1000, 1010, or 1100)
NC•TLOK	hit miss	update no change	update no change	yes (1001, 1011, or 1101 yes (1001, 1011, or 1101
ILOK	hit miss	update no change	update no change	yes (1111) yes (1111)

Key: CD CD in SCCL

CI CI in SCCL ILOK Interlocked reference required

NC NC in Page Table Entry

Zilog

Appendix D. Programmer's Quick Reference Guide

LOWED	MIRRIE /HEY	IOWED	INSTRUCTION DATE

	0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F
0	ADDB R IR R IM	ADD R — IR R — IM	SUBB R - IR R - IM	SUB R - IR R - IM	ORB R — IR R — IM	OR R — IR R — IM	ANDB R — IR R — IM	AND R IR R IM	XORB R IR R IM	XOR R — IR R — IM	CPB R ← IR R ← IM	CP R IR R IM	See Table 1	See Table 1	EXTEND	EXTEND
1	CPL R ← IR R ← IM	PUSHL IR IR IR IM	SUBL R IR R IM	PUSH IR IR IR IM	LDL R IR R IM	POPL IR IR	ADDL R IR R IM	POP IR IR	MULTL R + IR R + IM	MULT R ← IR R ← IM	DIVL R — IR R — IM	DIV R IR R IM	See Table 2	LDL IRR	JP PC←IR	CALL PC-IR
2	LDB R IR R IM	LD R — IR R — IM	RESB IR — IM R — R	RES IR IM R R	SETB IR IM R R	SET IR IM R R	BITB IR ← IM R ← R	BIT IR ← IM R ← R	INCB IR ← IM	INC IR IM	DECB IR IM	DEC IR IM	EXB R-IR	EX R←IR	LDB IRR	LD IR←R
3	LDB R BA LDRB R RA	LD R ← BA LDR R ← RA	LD8 BA ← R LDRB RA ← R	LD BA — R LDR RA — R	LDA R — BA LDAR R — RA	LDL R — BA LDRL R — BA	UNIM	LDL BA ← R LDRL RA ← R	LDKL R — IM	LDPS IR	See Table 3	See Table 3	INB R⊷!R	IN R-IR	OUTB IR-R	OUT IR R
4	ADDB R — EAM	ADD R EAM	SUBB R EAM	SUB R EAM	ORB R — EAM	OR R — EAM	ANDB R — EAM	AND R — EAM	XORB R — EAM	XOR R — EAM	CPB R — EAM	CP R ← EAM	See Table 1	See Table	EXTEND INST	EXTEND INST
94 5 84	CPL R ← EAM	PUSHL IR EAM	SUBL R EAM	PUSH IR EAM	LDL R EAM	POPL IR → EAM	ADDL R — EAM	POP IR → EAM	MULTL R EAM	MULT R EAM	DIVL R EAM	DIV R — EAM	See Table 2	LDL EAM ← R	JP PCEAM	CALL PC-EAM
E GCTION 6	LDB R — EAM	LD R EAM	RESB EAM IM	RES EAM IM	SETB EAM IM	SET EAM IM	BITB EAM IM	BIT EAM IM	INCB EAM IM	INC EAM IM	DECB EAM IM	DEC EAM IM	EXB R ↔ EAM	EX R → EAM	LDB EAM R	LD EAM R
UPPER NIBBLE (HEX), UPPER INSTRUCTION 6 2 4 9	LDB R BX	See Table 7	LDB BX R	LD BX R	LDA R — BX	LDL R — BX	LDA R — EAM	LDL BX — R	CVT	LDPS PS EAM	See Table 8	See Table 7	EI DI	See Table 7	TRAP	sc
(HEX), UP	ADD8 R — R	ADD R — R	SUBB R — R	SUB R R	ORB R R	OR R ← R	ANDB R R	AND R R	XORB R R	XOR R — R	CPB R ← R	CP R ← R	See Table 1	See Table	EXTEND INST.	EXTEND INST.
9 SHE	CPL R R	PUSHL IR R	SUBL R — R	PUSH IR R	LDL A — A	POPL R IR	ADDL R — R	POP R ← IR	MULTL R R	MULT R R	DIVL R — R	DIV R — R	See Table 2	LDCTLL CTLRL - R	RET PC-(SP)	LDCTLL R CTLRL
	LDB R R	LD R — R	RESB R IM	RES R — IM	SETB R IM	SET R ← IM	BITB R IM	BIT R IM	INCB R IM	INC R — IM	DECB R IM	DEC R — IM	EXB RR	EX RR	TCCB R	TCC R
В	DAB	EXTS EXTSB EXTSL R	See Table 4	Ses Table 4	ADCB R — R	ADC R — R	SBCB R — R	SBC R — R	See Table 5	See Table 6	See Table 6	See Table 6	RRDB R	LDK RIM	RLDB R	UNIM
С	LDB R IM	_														-
D	CALR PC RA	_														-
E	JR PC — RA															-
F	DJNZ DBJNZ PC RA	_														-

Opcode Map

Notes:

1) Opcodes marked UNIM are unimplemented and must not be used. Attempting to execute an unimplemented opcode causes an Unimplemented instruction trap.

2) The execution of an extended instruction results in an Extended Instruction trap if the EPA bit in the FCW is 0; otherwise, the CPU sends the instruction to an EPU for execution.

		ос	OD	4C	4D	8C	8D			1C		5C	9C
	0	COMB	COM	COMB EAM	COM EAM	COMB	COM R		0	COML		COML EAM	COML
	1	CPB IR — IM	CP IR-IM	CPB EAM — IM	CP EAM ← IM	LOCTLB R-FLGS			1	LDM R IR R IM	-	LDM R ← ÉAM	UNIM
	2	NEGB IR	NEG IR	NEGB EAM	NEG EAM	NEGB R	NEG R		2	NEGL IR		NEGL EAM	NEGL R
	3	UNIM	CPL IR-IM	UNIM	CPL EAM — IM	UNIM	RESFLG		3	UNIM	-	UNIM	UNIM
	4	TEST8	TEST IR	TESTB EAM	TEST EAM	TESTB R	TEST R		4	CLRL	-	CLRL EAM	CLRL
BYTE	5	LDB IR-IM	LD IR—IM	LDB EAM — IM	LD EAM —IM	UNIM	COMFLG	ВҮТЕ	5	LDML IM — IR IM — IM		LDML IM —EAM	UNIM
LOWER NIBBLE (HEX), LOWER INSTRUCTION BYTE	6	TSETB IR	TSET IR	TSETB EAM	TSET EAM	TSETB	TSET R	LOWER NIBBLE (HEX), LOWER INSTRUCTION BYTE	6	INSRT IR R		INSRT EAM R	INSRT RR
VER INST	7	UNIM	LDL IR—IM	UNIM	LDL EAM-IR	UNIM	NOP	/ER INST	7	UNIM		UNIM	UNIM
IEX), LOV	8	CLRB IR	CLR IR	CLRB EAM	CLR EAM	CLRB	CLR R	EX), LOW	8	TESTL	 	TESTL EAM	TESTL R
IIBBLE (F	9	UNIM	PUSH IR-IM	UNIM	UNIM	LDCTLB FLGSF		IIBBLE (H	9	LDM IR R		LDM EAM — R	UNIM
LOWER	A	CHKB R←IM R←IR	CHK R—IM R—IR	CHKB R-EAM	CHK R-EAM	UNIM	UNIM	LOWER N	A	EXTR R ← IR		EXTR R-EAM	EXTR R-R
	В	UNIM	CHKL R-IM R-IR	UNIM	CHKL R-EAM	UNIM	UNIM	_	В	EXTRU R-IR		EXTRU R — EAM	EXTRU RR
	С	TESTAB	TESTA IR	TESTAB EAM	TESTA EAM	TESTAB	TESTA		С	TESTAL IR		TESTAL EAM	TESTAL R
	D	UNIM	UNIM	UNIM	UNIM	UNIM	UNIM		D	LDML IRIM		LDML EAMIM	UNIM
	Ε	UNIM	INDEX R-IM R-IR	UNIM	INDEX R-EAM	UNIM	MINU		E	UNIM		UNIM	UNIM
	F	UNIM	INDEXL R-IM R-IR	UNIM	INDEXL R-EAM	MINU	UNIM		F	UNIM		UNIM	UNIM

Table 1. Upper Instruction Byte

Table 2. Upper Instruction Byte

	3A	3B			B2	B 3		88			BA	ВВ	В9
	INIB	INI			RLB	RL		TRIB	7		CPIB	CPI	CPIL
0	IR-IR	IR ←IR		0	(1 bit)	(1 bit)	0	IR-IR			IR-IR	IR-IR	IR-II
	INIRB	INIR		•	R-IM	R-IM		1		0			
	iR←iR	IRIR			1	!		UNIM	1		100		
	UNIM	UNIM			SLLB	SLL	1	Oldien			IR-IR	LDI IR⊷IR	IR-I
1				1	R ←IM	R-IM		-		1	LDIRB	LDIR	LDIR
	1				SRLB	SRL		i	}		IR-IR	IR ←IR	IR-1
	1				A-IM	R-IM		TOTIO	+				+
	OUTIB	OUTI					2	TRTIB IR IR			CPSIB	CPSI	CPSI
2	IR-IR	IRIR		2	RLB (2 bits)	RL (2 bits)	•	1		2	IR-IR	IR-IR	IR-I
	OTIRB	OTIR		-	R-IM	R ← IM		1			ł		
	IR ←IR	IR-IR							1				ļ
	UNIM	UNIM					3	UNIM			UNIM	UNIM	UNI
3	0.00	0		3	SDLB R-IM	SDL R-IM	•	i		3	İ		1
-				3	n-Im	U-180					1		1
					1				4				-
	INB	IN						TRIRB			CPIRB	CPIR	CPIR
4	R-DA	R-DA			RRB	RR	4	IR-IR		4	R←IR	R-IR	R-1
-				4	(1 bil) R — IM	(1 bit) R — IM			1				
	Į.				11 114	11.55		<u> </u>					
	UNIM	UNIM						UNIM			UNIM	UNIM	UNIA
5	UNIM	JNIM		_	UNIM	SLLL	5	1		5	1		1
•				5	1	R -IM SRLL	ш	- [-	1		1
			ш			R-IM	ξ		"				
	OUTD	OUT	LOWER NIBBLE (HEX), LOWER INSTRUCTION BYTE				LOWER NIBBLE (HEX), LOWER INSTRUCTION BYTE	TRTIRB	LOWER NIBBLE (HEX), LOWER INSTRUCTION BYTE		CPSIRB	CPSIR	CPSII
6	OUTB DA R	OUT DA —R			RRB	RR	ģ 6	IR-IR	Z	6	IR ←IR	IR ←IR	IRI
9	DA-11	24-6	ō	6	(2 bits)	(2 bits) R ← IM	5	1	! 2	•			
			5		H-IM	H←IM	2		5				
			Ž				ST	MINU	į Ē		UNIM	UNIM	UNII
_	UNIM	UNIM	SI		UNIM	SDLL	<u>ž</u> 7	1	20.00	7			
7	1		Z	7	İ	R ← IM	E	1	=	•			
			8		1	İ	₹	L	<u> </u>		Ĺ		L
	H		₹				2	TRDB	5		CPDB	CPD	CPD
	INDB	IND	2		RLCB	RLC	8 8	IR←IR	2		R←IR	R⊷IR	R-IF
8	IR-IR INDRB	IR-IR INDR	Ŕ	8	(1 bit)	(1 bit)	뿦		8	8			1
	INDRB	INDH IR-IR	뜊		R-IM	R-IM	<u>u</u>		! .				1
			<u> </u>				ద	UNIM	1 4		LDDB	LDD	LDDI
	UNIM	UNIM	ౚ		SLAB	SLA	₽ 9		8	_	Ì IR−IR	IB-IB	IR-II
9			#	9	R ← IM	B ←IM	Ē		Ž	9	LDDRB	LDDR	LDDR
			ž.		SRAB	SRA	₹	1			IR-IR	IR-IR	IR-II
			Ž		R-IM	R-IM	ō.	TRTDB	· §		CPSDB	CPSD	CPSD
	OUTDB	OUTD	ą.		RLCB	RLC	- A	IR⊷IR	2		IR-IR	IR-IR	IR-II
A	IR-IR	IR -IR OTDR	_	A	(2 bits)	(2 bits)			1	A			
	OTDRB			_	R ←IM	R ←IM		1					
	IR ←IR	IR-IR						UNIM	1		UNIM	UNIM	UNIN
	UNIM	UNIM			CDAR	SDA	В	UNIM	ì		UNIM	UNIM	UNIN
В				В	SDAB R-R	R-R	-			В			!
		i			"-"	11			İ		1 1		1
					1			TRDRB	1				
					RRCB	RRC	С	IR-IR	1		CPDRB R-IR	CPDR R IR	CPDF R-II
				С	(1 bit)	(1 bit)	•		1	C	··-in	,,IN	1
1	able 3			·	R-IM	R-IM			1				
								115100-	1		1111111	44444	
x Ir	etruct	ion By	te		110-110-1	61 **	D	UNIM			UNIM	UNIM	UNII
				_	UNIM	SLAL R IM				D			1
				D	1	SRAL		1	1				1
						RIM			1				1
							E	TRTDRB			CPSDRB	CPSDR	CPSD
				_	RRCB	RRC	-	14-1K	1	Ε	IR-IR	IR-IR	IR+II
				E	(2 bits) R — IM	(2 bits) R ←iM		1	1				1
									4				
					-		F	UNIM			UNIM	UNIM	UNIR
					UNIM	SDAL	r		1	F			1
				F	1	R⊷R		1	1	-			1
									i		L		Ь
				_			Tal	ble 5.			Tabl	e 6.	
				Ţ	able 4				Byte (_			
											r Instr		

ogram	Mer 2	AUTOK II	er er enc	.e u	uruc				
	7B	7D				0	1	2	3
	IRET	UNIM				HALT			
0					0				
1	UNIM	UNIM			1	BREAK- POINT			
					2	ESC			
	UNIM	R-FCW			-	LONG1			
2									
					3	ESC UNSIGN?			
	UNIM	UNIM							
3		1 1				ESC			
					4	INTERLOCK			
	UNIM	LDCTL							
4		R ← 1		Ε	_	ENTER			
•	İ	PSAPSEG		2	5				
				ĕ		EXIT			
	UNIM	LDCTL R-		5	6	EAII			
5	1	PSAPOFF		藍					
				SZ.				LDNI	LDND
	UNIM	LDCTL		5	7	Ì			
6		R - NSPSEG		ð					
	1	1		, ,	8	PCACHE			}
	UNIM	LDCTL		Ď	٠				
7		R -NSPOFF		=		PTLBESI	PTLBESD	PTI RENI	PTLBEND
				펿	9	FIEDEO	LEDEOD	···	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
	UNIM	UNIM		LOWER NIBBLE (HEX), LOWER INSTRUCTION BYTE					
8	MINO	UNIM		Ë		PTLB	ì		
•				δ	Α				
				_		PTLBN			
	UNIM	UNIM			В	FILDN			
9									
	UNIM	LDCTL			С				
A	1	FCW-R							
		-			D	LDPSI	LDPSD	LDPNI	LDPND
	UNIM	UNIM			_				
В									
					E				
	UNIM	LDCTL					ļ		
С	0	PSAPSEG			F				İ
•		← R			•				
		·					·	·	L
_	UNIM	LDCTL PSAPOFF							
D		- R		Tak	10 5	. Low	or Inci	runt i	n But
				1 48.	.10 (LUW	OF 1140	L. U. L.	a. byt
	UNIM	LDCTL NSPSEG-R	l						
E		Maraeu-H							
			1						
	UNIM	LDCTL	1						
-	1	NSPOFF R	1						

Compact	Segmented or Linear
Direct Address Index	Direct Address Index Base Address Base Index Relative Address Relative Index

Table 9. Extended Addressing Modes

Table 7. Upper Instruction Byte

Zilog Zilog

Appendix E. Timing Formulae for Performance Evaluation

INTRODUCTION

The Z80,000 CPU, unlike the Z8000 and other 16-bit microprocessors, integrates a highly pipelined design, cache memory, and memory management into a single component. With the earlier microprocessors it is relatively simple to calculate exact performance measurements for a benchmark program or program workload mixture, as follows. Each instruction (i) in the architecture is characterized by its execution cycle count (n;) and number of memory references (ri). From the program workload, the frequency of execution for each instruction (f_i) can be determined. If W is the number of wait states for the memory system, then the average number of cycles to process an instruction ($T_{
m I}$) can be determined from the following formula.

$$T_{I} = \sum_{i} fi(n_{i} + r_{i}W)$$

And, if Tc is the cycle time of the processor, then the processor's performance (that is, the processor's rate of executing instructions) is given by the formula below.

performance =
$$(I_II_C)^{-1}$$

Calculating the performance of the Z80,000 processor involves a more complex formulation that accounts for dependencies between instructions in the pipeline and misses for the cache and Translation Lookaside Buffer (TLB). This appendix contains the timing formulae used to analyze the performance of the Z80,000 CPU, and also a sufficiently detailed description of the processor's implementation to calculate timing parameters for a program workload.

Theory of Operation

Figure E-1 shows a block diagram of the Z80,000 CPU's internal organization, including the following major functional units and data paths:

 The external interface logic controls transactions on the bus. Addresses and data from the internal memory bus are transmitted through the interface to the Z-BUS. The Z-BUS is a time-multiplexed, address/data bus that connects the components of a microprocessor system.

- The cache stores copies of instruction and data memory locations. Instructions are read from the cache on the instruction bus. Data is read from or written to the cache on the memory bus. The cache also includes a copy of the physical Program Counter, so that the logical addresses of instructions are translated only for branches and when incrementing the Program Counter across a page boundary.
- The Translation Lookaside Buffer (TLB) translates logical addresses calculated by the address arithmetic unit to physical addresses used to access the cache.
- The address arithmetic unit performs all address calculations. This unit has a path to the register file for reading base and index registers and another path to the instruction bus for reading displacements and direct addresses. The result of the address calculation is transmitted to the TLB.
- The register file contains the sixteen generalpurpose longword registers, Program Status registers, special-purpose control registers, and several registers used to store values temporarily during instruction execution. The register file has one path to the address arithmetic unit and two paths to the execution arithmetic and logic unit.
- The execution arithmetic and logic unit calculates the results of instruction execution, such as add, exclusive-or, and simple load. This unit has two paths to the register file on which two operands can be read simultaneously or one can be written. One of the paths to the register file is multiplexed with a path from the memory bus.
- The instruction decoding and control unit decodes instructions and controls the operation of the other functional units. This unit has a path from the instruction bus and two

programmable logic arrays for separate microcoded control of the two arithmetic units. This unit also controls exception handling and TLB loading

All of the functional units and data paths listed above are 32 bits wide.




Figure E-1. Functional Block Diagram




Figure E-2. Instruction Pipeline

The operation of the CPU is highly pipelined so that several instructions are simultaneously in different stages of execution. Thus, the functional units effectively operate in parallel with one instruction being fetched while an address is calculated for another instruction and results are stored for a third instruction.

Figure E-2 shows the six-stage, synchronous pipeline. Instructions flow through each stage of the pipeline in sequence. The various pipeline stages can be working simultaneously on separate instructions or on separate portions of a single complex instruction. Each pipeline stage operates in one processor cycle, which is composed of two clock cycles, called $\phi1$ and $\phi2$. Thus, a processor cycle is 200 ns with a 10 MHz clock or 80 ns with a 25 MHz clock.

The instruction-fetch stage increments the Program Counter and initiates instructions fetched from the cache. The instruction-decoding stage receives and decodes instructions to set up control of the address-calculation stage.

The address-calculation stage can generally calculate a memory address in one processor cycle, except for Base Index, Relative, and Relative Index addressing modes, which require multiple cycles. After the logical effective address has been calculated, the corresponding physical address is provided by the TLB. The operand-fetch stage fetches the data from the cache and latches it into a holding register.

The execution stage performs data manipulations. Byte, word, and longword results are generally calculated in one processor cycle, but certain instructions, such as multiply and block-move operations, require multiple cycles. During the execution stage, results are stored to registers. Results are stored to the cache and external memory during the operand-store stage. The flags are also set during the operand-store stage.

The cache can handle two references during a processor cycle. Instruction fetches use the $\phi 2$, clock cycle for tag comparison and $\phi 1$ for data access. Either an operand fetch or store can use $\phi 1$ for tag comparison and $\phi 2$ for data access.

The pipeline allows single instructions, like register-to-register load and memory-to-register add, to execute at a rate of one per processor cycle. Thus, the peak performance of the CPU is 12.5 million instructions per second (MIPS) with a 25 MHz clock. In practice, the actual performance is reduced to approximately one-third of the peak because of delays due to the execution of

multiple-cycle instructions, interference between instructions in the pipeline, and main memory accesses for cache and TLB misses.

In order to calculate the processor's performance it is helpful to separate the average processing time for an instruction into four components: execution delays, pipeline delays, addressing delays, and memory delays. The following sections describe the various delay components.

Execution Time

The first component of instruction processing time is the basic execution time: the time required to execute an instruction assuming that there is no interference from other instructions in the pipeline and that all memory references hit in the cache and TLB. An instruction's execution time is determined by its operation, data type, and addressing mode.

For most instructions, the execution delay can be calculated by adding the number of cycles from Table E-2 corresponding to the operation and data type to the number of cycles from Table E-1 corresponding to the addressing mode. Use either the source or destination addressing mode, as listed with the instruction's format in section 6.5. For the remaining instructions, Table E-2 gives the execution delays for specific combinations of operations, data types, and addressing modes. The following example shows how to use the tables.

An instruction that loads a longword from a register to a register (e.g., LDL RR4, RR2), has an execution time of 1 processor cycle: 1 for the operation and 0 for the addressing mode. An instruction that adds a longword immediate value to a register (e.g., ADDL RR0, #100), has an execution delay of 2 processor cycles: 1 for the operation and 1 for the addressing mode. An instruction that tests a bit of a byte in memory specified by IR addressing mode (e.g., BITB @RR2, #1), has an execution delay of 3 processor cycles: the delay is listed in Table E-2 for the specific operation and addressing mode.

Pipeline Delays

Pipeline delays result from interference between instructions at different stages of the pipeline. Pipeline delays occur when instructions contend for the use of a bus or functional unit, and one instruction must be delayed. There are two

sources of pipeline delays: register interlocks and cache reference interlocks.

A register interlock occurs when an instruction modifies a register that is required for an address calculation by either of the two subsequent instructions. In addition, the following instructions, which may modify more than one register, cause an interlock for any registers used in subsequent address calculations: CPD(BL), CPI(BL), CPSD(BL), CPSI(BL), DIVL, DIVUL, EXIT, EXTSL, LDD(BL), LDI(BL), LDM registers from memory, LDML registers from memory, MULTL, MULTUL, and Load CPU from EPU. When the instruction that modifies the register is followed immediately by

the interlocked address calculation, then the pipeline delay is 2 processor cycles, otherwise the interlock causes a pipeline delay of 1 processor cycle. Register interlocks are detected for the use of longword registers. Thus, with the CPU's register file organization (see Figure 2-2), if a byte or word within a longword register is modified, then a subsequent address calculation can be interlocked by using the longword register itself or either of the word registers it contains.

For example, the following instruction sequences cause register interlock delays when executed (in linear mode).

```
INCL RR2, #4 //register interlock delay//
LDB RHO, @RR2 //for RR2 is 2 processor cycles//

MULT RR24, #1000 //register interlock delay//
LDL RR0, RR4 //for RR24//
ADDL RR0, RR12 (RR24)(16) //is 1 processor cycle//
```

Table E-1. Execution Times for General Addressing Modes

		Address Representation									
Add	tressing Mode	Compact	Segmented or Linear								
	R	0	0								
IM	(byte or word)	0	0								
	(longword)	1	1								
	IR	0	0								
	DA	0	O for 1 extension word								
			1 for 2 or 3 extension word								
	x	0	O for 1 extension word								
			1 for 2 or 3 extension word								
	ВА	0	O for 1 extension word								
			1 for 3 extension words								
	вх	2	1 for 1 extension word								
			2 for 3 extension words								
	RA	1	1 for 1 or 3 extension word								
	RX	Not	2 for 1 or 3 extension word								
		Available									

Table E-2. Execution Time for Instruction Operations

Operation	Data Type	Addressing Modes	Execution Time	Notes
ADC	В,₩	R	1	
	L	R	2	
ADD	B,W,L	See Table E-1	1	
AND	В,₩	See Table E-1	1	
	L	See Table E-1	2	
Bit		R,EAMSee Table E-1	2	
(Static)	В,₩	IR	3	
		R,EAMSee Table E-1	3	
	L	IR	4	
Bit	В,₩	R	4	
(Dynamic)	L	R	5	1
BRKPT			-	See Table E-5.
CALL		See Table E-1	5	
CALR		RA	4	
СНК	B,W,L	See Table E-1	8	Assumes trap not taken; see table E-5 if trap taken.
CLR	B,W,L	See Table E-1	1	
COM		R	1	
	B,W,L	IR,EAMSee Table E-1	2	
COMFLG			1	
CP (Register)	B,W,L	See Table E-1	1	
CP (Immediate)	В, W	See Table E-1	2	
	L	See Table E-1	3	
CPD	B,₩,L	IR	7	
CPDR	B,W,L	IR	5+4n	n is number of iterations.
CPI	B,W,L	IR	7	
CPIR	B,W,L	IR	5+4n	n is number of iterations.

Table E-2. Execution Time for Instruction Operations-Continued

Operation	Data Type	Addressing Modes	Execution Time	Notes
CPSD	B,W,L	IR	8	
CPSDR	B,W,L	IR	4+5n	n is number of iterations.
CPSI	B,W,L	IR	8	
CPSIR	B,W,L	IR	4+5n	n is number of iterations.
CVT (register)	A11	See Table E-1	6	
CVT (memory)	A11	See Table E-1	6	
CVTU (register)	A11	See Table E-1	6	
CVTU (memory)	A11	See Table E-1	6	
DEC	D.W	R	1	
	В,₩	IR,EAMSee Table E-1	3	
	L	R	2	
		IR,EAM-See Table E-1	4	
DECI	В,₩	See Table E-1	4	Cache bypassed for operand fetch, treat like cache miss.
DI			3	
DIV	W	See Table E-1	5 7 2 5	Case 1 Case 2 Case 3 or 4
	L	See Table E-1	4 6 38	Case 1 Case 2 Case 3 or 4
DIYU	W	See Table E-1	6 8 26	Case 1 Case 2 Case 3 or 4
	L	See Table E-1	5 7 39	Case 1 Case 2 Case 3

Table E-2. Execution Time for Instruction Operations-Continued

Operation	Data Type	Addressing Modes	Execution Time	Notes
DJNZ	B,W	R	2	Not taken
			5	Taken
	L	R	3	Not taken
			6	Taken
ΞI			3	
ENTER			15+4n	n is the number of registers specified in enter mask.
EX	В, W	See Table E-1	3	
	L	See Table E-1	4	
EXIT			10+n	n is the number of the registers specified in exit mask.
EXTR		R	6	
		IR,EAMSee Table E-1	11	
EXTRU		R	6	
		IR,EAMSee Table E-1	11	-
EXTS	В	R	3	
	W,L	R	2	
HALT			1	
IN	В,₩	IR	2	
		DA	1	Add access time for input port.
	L	IR	3	- Add access time for input port.
		DA	2]
INC	В,₩	R	1	
		IR,EAMSee Table E-1	3	
	L	R	2	•
		IR,EAMSee Table E-1	4	1
INCI	В,₩	See Table E-1	4	Cache bypassed for operand fetch, treat like cache miss.

Table E-2. Execution Time for Instruction Operations-Continued

Operation	Data Type	Addressing Modes	Execution Time	Notes
IND	В,₩	IR	11	Assumes no I/O wait statesI/O wait states must be added.
	L	IR	12	
INDEX	W	See Table E-1	19	Assumes trap not taken; see Table E-5 if trap is taken.
	L	See Table E-1	27	
INDR	B,W	IR	3+8n	n is number of iterations. Assume
	L	IR	4+8n	no I/O wait statesI/O wait states must be added for each iteration.
INI	B,W	IR	11	Assumes no I/O wait statesI/O wait states must be added.
	L	IR	12	wait states must be added.
INIR	В,₩	IR	3+8n	n is number of iterations. Assumes
	L	IR	4+8n	must be added for each iteration.
INSRT		R	17	
		IR,EAMSee Table E-1	18	
IRET			12	
JP		See Table E-1	1	Not taken
			4	Taken
JR		RA	1	Not taken
			4	Taken
LD (register)	B,W,L	See Table E-1	1	
LD (memory)	B,W,L	See Table E-1	1	
LD (immediate)	B,W,L	See Table E-1	3	
LDA		See Table E-1	1	
LDAR			1	
LDCTL (into Control register)			7 3 6	FCW NSP PSAP
LDCTL (from Control register)			1	

Table E-2. Execution Time for Instruction Operations-Continued

Operation	Data Type	Addressing Modes	Execution Time	Notes
LDCTLB			1	
LDCTLL (into Control register)			5 11 7	OSP, PSAP NSP SITTID, SDTTD, NITTD, NDTTD, SCCL, NSP
LDCTLL (from Control register)			1	
LDD	B,₩,L	IR	9	
LDDR	B,W,L	IR	4+5n	n is number of iterations.
LDI	B,W,L	IR	9	
LDIR	B,W,L	IR	4+5n	n is number of iterations.
LDK		Ь	1	
LDM	W	See Table E-1	6+n/2	n is even number of registers.
(registers from memory)			6+(n+1)/2	n is odd number of registers.
LDM (memory from registers)	W	See Table E-1	2n	n is even number of registers. See note 2.
			2 + 2n	n is odd number of registers.
LDML	L	IM	9+n	n is number of registers specified
(registers from memory)		IR,EAMSee Table E-1	7+n	in mask operand.
LDML (memory from registers)	L	See Table E-1	3+4n	n is number of registers specified in mask operand. See note 2.
LDN	B,W,L	See Table E-1	2	
LDP		See Table E-1	2	
LDPS		See Table E-1	11	
LDR	B,W,L		2	
MULT	W	See Table E-1	15	
	L L	See Table E-1	24	

Table E-2. Execution Time for Instruction Operations-Continued

O peration	Data Type	Addressing Modes	Execution Time	Notes
MULTU	W	See Table E-1	16	
	L	See Table E-1	25	
NEG	B,W,L	R	1	
		IR,EAMSee Table E-1	2	
NOP			1	
OR	В,₩	See Table E-1	1	
	L	See Table E-1	2	
OTDR	B,W	IR	6	
	L	IR	7	
OTIR	В,₩,	IR	6	
	L	IR	7	
OUT	D. W.	IR	2	
	В, W	DA	1	
	L	IR	3	
		DA	2	
OUTD	B,W	IR	2+4n	n is number of iterations.
	L	IR	3+4n	
OUTI	В,₩	IR	2+4n	n is number of iterations.
	L	IR	3+4n	
PCACHE			6	
POP	B,W,L	R	2	
		IR,EAMSee Table E-1	3	
PTLB			6	
PTLBE			6	
PTLBN			6	

Table E-2. Execution Time for Instruction Operations-Continued

Operation	Data Type	Addressing Modes	Execution Time	Notes
PUSH		R	2	
	B,W,L	IR,EAMSee Table E-1	3	
RES		R	2	1940
(Static)	В, W	IR	4	
		EAMSee Table E-1	3	
		R	3	
	L	IR	5	
		EAMSee Table E-1	4	
RES (Dynamic)	В,₩	R	4	
	L	R	5	
RESFLG			1	
RET			6	Not taken
			7	Taken
RL	В, W	R	2+n	n = number of bits rotated.
	L	R	3+n	
RLC	В, W	R	2+n	n = number of bits rotated.
	L	R	3+n	
RLDB		R	6	
RR	В, W	R	2+n	n = number of bits rotated.
	L	R	3+n	
RRC	В, W	R	2+n	n = number of bits rotated.
	L	R	3+n	
RRDB		R	6	
SBC	B,W	R	1	
	L	R	2	
SC			-	See Table E-5.

Table E-2. Execution Time for Instruction Operations-Continued

Operation	Data Type	Addressing Modes	Execution Time	Notes
SDA	B,W,L	R	8	Right shift
			9	Left shift
SDL	B,W,L	R	4	
SET	B,W	R	1	
(Static)		IR	3	7
		EAMSee Table E-1	2	1
	L	R	2	
		IR	4	
		EAMSee Table E-1	3	
SET	В,₩	R	3	
(Dynamic)	L	R	3	
SETFLG			2	
SLA	B,W,L	R	9	
SLL	B,W,L	R	4	
SRA	B,W,L	R	8	
SRL	B,W,L	R	4	
SUB	B,W,L	See Table E-1	1	
TCC	В,₩	R	1	
	L	R	2	
TEST	B,W,L	See Table E-1	1	
TESTA	B,W,L	See Table E-1	1	
TRAP			4	Assumes trap not taken; see Table E-5 if trap taken.
TRDB	В	IR	11	
TRDRB	В	IR	4+7n	n is number of iterations.
TRIB	В	IR	11	

Table E-2. Execution Time for Instruction Operations-Continued

Operation	Data Type	Addressing Modes	Execution Time	Notes
TRIRB	В	IR	4+7n	n is number of iterations.
TRTDB	В	IR	11	
TRTDRB	В	IR	4+7n	n is number of iterations.
TRTIB	В	IR	11	
TRTIRB	В	IR	4+7n	n is number of iterations.
TSET	В,₩	See Table E-1	2	Cache bypassed for operand fetch,
	L	See Table E-1	3	treat like cache miss.
XOR	В,₩	See Table E-1	1	
	L	See Table E-1	2	
Load EPU from Memory ¹	В,₩	See Table E-1	4	Bus-timing scale factor is 2. Cache bypassed for operand fetch, treat like cache miss.
			7	Bus-timing scale factor is 4. Cache bypassed for operand fetch, treat like cache miss.
Load Memory from EPU ¹	В,₩	See Table E-1	4	Bus-timing scale factor is 2. Add time to store operand, see memory delays section.
			7	Bus-timing scale factor is 4. Add time to store operand, see memory delays section.
Load CPU from EPU ¹	W,L	R	9+(n/2)	Bus-timing scale factor is 2. n is even number of words transferred.
			9+(n+1)/2	Bus-timing scale factor is 2. n is odd number of words transferred.
			15+n	Bus-timing scale factor is 4. n is even number of words transferred.
			16+n	Bus-timing scale factor is 4. n is odd number of words transferred.

Table E-2. Execution Time for Instruction Operations-Continued

Operation	Data Type	Addressing Modes	Execution Time	Notes
Load EPU from CPU ¹	W,L	R	8+(n/2)	Bus-timing scale factor is 2. n is even number of words transferred.
			8+(n+1/2)	Bus-timing scale factor is 2. n is odd number of words transferred.
			12+n	Bus-timing scale factor is 4. n is even number of words transferred.
			13+n	Bus-timing scale factor is 4. n is odd number of words transferred.
Load FCW from EPU ¹			10	Bus-timing scale factor is 2.
			17	Bus-timing scale factor is 4.
Load EPU from FCW ¹			9	Bus-timing scale factor is 2.
			14	Bus-timing scale factor is 4.
Internal EPU operation ¹			1	Bus-timing scale factor is 2.
			2	Bus-timing scale factor is 4.

Note 1: The execution times reported for EPA instructions assume that the EPU does not force the CPU to wait by asserting EPUBSY. Refer to the Z8070 APU Technical Manual (Zilog document number 03-8226-01) for more information about execution delays for particular EPA instructions and consideration of instruction overlap between the CPU and EPU.

Note 2: Execution time for this instruction is less if burst transfers are supported for storing data into memory. See memory delays section.

A cache reference interlock occurs when an instruction modifies a memory location and either of the following two instructions fetches an operand from memory (including immediate mode operands other than those specified by special, compact encodings, like the source operands for BIT, DEC, and LDK instructions). This interlock is caused by contention for both the cache and memory bus. When the instruction that modifies memory is followed immediately by an instruction that fetches an operand, the pipeline delay is 2 processor cycles; otherwise, the pipeline delay is 1 processor cycle.

For example, the following instruction sequences cause cache reference interlocks when executed (in linear mode).

LDL RR12(10), RRO //cache reference interlock//
ADDL RR2, @RR20 //delay is 2 processor cycles//

LDL RR12(10), RRO //cache reference interlock//
ADDL RR2, RR4 //delay is 1 processor cycle//
ADDL RR2, @RR20

Addressing Delays

Addressing delays can occur when instructions or operands are located across longword or page bounderies. Unlike memory delays due to cache and TLB misses, which are described in the next section, addressing delays can be calculated from knowledge of the CPU's operation alone, without considering the memory system's latency and bandwidth.

An addressing delay of 1 processor cycle occurs when an operand that crosses a longword boundary is fetched. That is, when a longword is fetched from an address for which the two least significant bits differ from 00 or a word is fetched from an address for which the two least significant bits are 11. This delay arises because the CPU must make two memory references on its 32-bit memory bus.

An addressing delay of 1 cycle also occurs when the CPU branches to a two-word instruction that is located at an odd-word address. Another addressing delay of 3 cycles occurs when the PC is incremented across a page boundary during sequential instruction processing. The former delay arises from a gap in filling the instruction buffer, while the latter delay is caused by the need to translate the new page address in the PC.

Memory Delays

Memory delays occur when the CPU must wait to access external memory to service a cache or TLB miss or to store an operand. The duration of such delays depends on the memory system's data path width (16 or 32 bits), its access time, and its support for burst transfers. Thus, a microprocessor system designer can trade cost for performance by specifying these memory parameters as well as the CPU's clock speed and the bus-timing scale factor. In the description that follows. the times for single memory-read and -write transactions are represented by $T_{\mbox{\scriptsize R}}$ and $T_{\mbox{\scriptsize W}}$ processor cycles, respectively; the bus-timing scale factor (2 or 4) is represented by S. Burst transfers are assumed to take the same times ($T_{\mbox{\scriptsize R}}$ and $T_{\mbox{\scriptsize W}}$) for the initial transfer and 1 bus clock cycle for each subsequent transfer.

The memory delay for both instruction and operand cache fetch misses is T_R . For instruction cache misses, burst transactions are used as follows: The CPU reads the missing word or longword (depending on the memory's data path width) and

requests the words or longwords that follow in the 16-byte cache block by signaling a burst transfer. The burst transfer continues until either the end of the 16-byte block is reached or the memory system indicates that it cannot support further transfers.

For operand fetch cache misses, burst transactions are used when more than one transfer is anticipated within a 16-byte block. Specifically, burst transfers are used to fetch operands for the following instructions: CPI(R), CPSI(R), CHECK, EXIT (registers only), INDEX, IRET, LDI(R), LDM, LDML, LDPS, OUTI(R), TRTI(R)B, and EPA instructions. Burst transfers are also used to fetch longword and unaligned word operands from a 16-bit wide memory, plus unaligned word and longword operands that cross an aligned longword boundary for a 32-bit wide memory. The CPU issues bus transactions until the entire operand has been fetched. If more than one operand word (for 16-bit memory) or longword (for 32-bit memory) remains to be transferred, the CPU transfers the first word or longword and attempts to burst transfer the remaining words or longwords until either all transfers are complete, the end of a 16-byte block is reached, or the memory system indicates that it cannot support further burst transfers.

For example, assume that the CPU requires seven longwords from memory location 8 to execute an LDML instruction, that all the longwords are missing from the cache, and that the memory system is 32 bits and supports burst transfers of 16-byte blocks. The CPU performs three bus transactions to fetch the seven longwords. The first transaction is a burst transfer of the longwords at locations 8 and 12, the second transaction is a burst transfer of the four longwords beginning at location 16, and the final transaction is a single transfer of the longword at location 32.

For a burst transaction with a bus-timing scale factor of 2, no memory delay in addition to $T_{\rm R}$ is incurred for burst transactions except when other transactions are pending, as described below. With a bus-timing scale factor of 4, an additional memory delay of 1 processor cycle is incurred for each burst transfer.

The memory delay for a TLB miss depends on the time to fetch an aligned longword from memory and the number of translation table levels. The formulae in Table E-3 give the number of processor cycle delays for a TLB miss, where N represents the number of table levels.

Table E-3. TLB Miss Delay

Memory System	TLB Miss Delay
16-bit, no burst	11 + (5 + 2T _R + S/2) X N
16-bit, burst 32-bit	11 + (5 + T _R + S/2) X N 11 + (5 + T _R) X N

For example, assume that the time for a single memory read transaction is 2 processor cycles, the memory data path is 32 bits, and 2 levels of translation tables are used. Then the memory delay for a TLB miss is 25 processor cycles $(25 = 11 + (5 + 2) \times 2)$.

Besides cache and TLB misses, the CPU can also experience memory delays if one bus transaction is held pending while another is performed. In such cases of bus contention, the CPU completes the first transaction, then after 1 bus cycle delay, initiates the pending transaction. Thus, additional cycles of delay occur if the servicing of a cache miss must wait for the completion of a previous burst memory-read transaction or a memory-write transaction. (The servicing of a cache miss may also be delayed by an EPA instruction transfer for a previous EPU internal operation instruction.) Similarly, additional delay is incurred when the storing of an operand must wait for the completion of a previous burst-memory read transaction or a memory-write transaction. In general, the delays due to bus contention either between read transactions or between read and write transactions can be ignored in calculating the CPU's performance; these delays have in large part been counted by the cache misses and cache interlocks previously described. Delays caused by bus contention between write transactions, though, must be considered, as explained

Because the CPU buffers the data for only one write transaction at a time, when an instruction that stores an operand to memory is followed shortly by another instruction that stores to memory, the second instruction is delayed. If the two store instructions are separated by Δ instructions, where the value of Δ for consecutive instructions is 1, then the CPU is delayed by Max(0, T $_{\rm W}$ + S/2 $-\Delta$) processor cycles. For instance, assume that the time for a single memory-write transaction is 3 processor cycles and the bus-timing scale factor is 2. Then the CPU is

delayed by 3 processor cycles when the second store instruction immediately follows the first or by 2 processor cycles if there is one non-store instruction intervening between the two store instructions. If the store instructions are separated by more than three instructions that do not store, then there is no delay.

Two or three consecutive memory-write transactions are required for an instruction that stores an unaligned word or longword and also for an instruction that stores an aligned longword to a 16-bit memory. The memory delay in processor cycles is shown for these cases in Table E-4.

Certain instructions, like LDIR and LDM, store more than one operand to memory. The memory delays for such instructions are included in their execution times listed in Table E-2 based on the following assumptions: the operands are aligned, the memory is 32 bits wide, and $T_W + S/2$ is four processor cycles. If Tw + S/2 exceeds four processor cycles, then the excess must be counted as a memory delay for every operand stored by the instruction. Similarly, if operands are unaligned or the memory is 16 bits wide, then an additional memory delay must be counted for every stored operand, as shown in Table E-4. For example, if an LDIR instruction stores 3 aligned longwords to a 16-bit memory, then the instrucion is delayed by T_W + S/2 processor cycles for each of three operands, or 3Tw + 3S/2 processor cycles.

The CPU attempts to use burst-write transactions to store operands for ENTER (registers only), LDM, LDML, and EPA instructions. In storing an operand for these instructions, if the starting address is not aligned to the size of the memory's width (either 16 or 32 bits), the CPU issues one or two single-write transactions to store the operand's initial bytes until an aligned address is reached. Then, while one or more operand words (for 16-bit memory) or longwords (for 32-bit memory) remain to be transferred, the CPU transfers the first word or longword and attempts to burst transfer the remaining words or longwords until all transfers are complete, the number of remaining bytes is smaller than the memory's width, the end of a 16-byte block is reached, or the memory indicates that it cannot support further burst transfers. If any bytes remain to be stored, the CPU issues one or two single-write transactions to store the final bytes.

Table E-4. Memory Delays for Storing Word and Longword Operands

Address Bits A1A0	Data Type	Bus Width (bits)	Memory Delay (Processor Cycles)
	W	16	0
00		32	0
	L	16	T _W + S/2
	_	32	0
	w	16	T _w + S/2
01	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	32	T _w + S/2
	L	16	2T _w + S
		32	2T _w + S
	W	16	0
10		32	0
10	L	16	T _w + S/2
		32	T _w + S/2
	W	16	T _w + S/2
11		32	T _w + S/2
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	L	16	2T _w + S
		32	2T _w + S

For example, assume the CPU is storing seven longwords to memory location 13 to execute an ENTER instruction and that the memory system is 32 bits and supports burst-write transfers of 16-byte blocks. Then the CPU performs five transactions to store the seven longwords:

- 1. Store a single byte at location 13.
- 2. Store a word at location 14.
- Burst transfer four longwords to store at location 16.
- Burst transfer two longwords to store at location 32.
- 5. Store a single byte at location 40.

Thus, using memory systems that support burst-write transactions, the execution time for ENTER, LDM, LDML, and EPA instructions are less than the values shown in Table E-2. To calculate the appropriate instruction execution time for such systems, add the number of cycles to perform the memory references (for LDM, LDML, and EPA instructions if the last transaction is not a burst transfer, count only one cycle for it) to 15 for ENTER, 3 for LDM, 6 for LDML, and 4 for EPA instructions.

Performance Calculation

In order to determine the CPU's performance for a program workload, the average number of processor cycles per instruction for execution (T_E), pipeline (T_P), addressing (T_A), and memory (T_M) delays can be calculated by measuring the frequency of occurence for the various delay causes and using the formulae presented in previous sections. The average number of processor cycles per instruction (T_I) can be estimated by adding the individual delay components as shown below.

$$T_{I} = T_{E} + T_{P} + T_{A} + T_{M}$$

Since two clock cycles are in every processor cycle, the following formula gives the performance of a CPU whose clock cycle time is $T_{\rm C}$.

Performance = $(2T_IT_C)^{-1}$

Because certain details of the CPU's operation have been omitted to simplify the description and analysis presented in this appendix, the formula above gives only an approximate prediction of the processor's actual performance. In general, the analysis is conservative; performance will typically be better then predicted because the simultaneous occurence of two or more delay causes has been ignored. For example, the CPU can handle a cache miss for one instruction while executing another multiple-cycle instruction, like DIV. But, the time during which the delay causes are overlapping is counted twice because execution and memory delays are separately calculated. Nevertheless, the analysis described above is extremely useful, though inexact, because it is much simpler and faster than a register-transferlevel simulation necessary for exact performance calculations.

Table E-5. Exception Processing Times

Exception	Processing Delay	Notes
Bus Error	29	
Non-maskable interrupt	21	
Vectored interrupt	26	
Non-vectored interrupt	21	
Extended Instruction trap	23	
Privileged Instruction trap	23	
System Call trap	22	
Address Translation trap	24	Add 11 cycles if access protection violation detected for translation table descriptor register. Otherwise add number of cycles given in Table E-3 to access levels of translation table until exception detected.
Breakpoint	22	
Integer Overflow trap	20	
Bounds Check trap	26	Source operand below lower bound
	28	Source operand above upper bound
Index Error trap	26	Source operand below lower bound
	28	Source operand above upper bound
Conditional trap	23	
Unimplemented Instruction tr	ap 23	
PC trap	23	
Trace trap	20	

Note 1: For all exceptions, add the time to store Program Status registers onto the System Stack and to load Program Status registers from the Program Status Area in external memory.

Note 2: For Bus Error and Address Translation exceptions, also add the time to store the violation longword address onto the System Stack.

Note 3: For interrupts, add the time for the Interrupt Acknowledge transaction.

Exception Processing Delays

In addition to processing instructions, the CPU must occasionally process exceptions. Table E-5 lists the delays incurred for processing various types of exception. Calculating the delays involves determining the time to store the Program Status registers to memory and fetching new values for the Program Status register from the Program Status Area. For example, assume that the time for a single memory-read transaction is 2 processor cycles and the time for a single memorywrite transaction is 3 processor cycles, the memory data path is 32 bits, and the bus-timing scale factor is 2. Then the time to store and fetch the Program Status is 13 processor cycles: The 4 memory references require 3 processor cycles each, and an idle bus cycle follows each of the first 3 references. Thus, the delay for processing a System Call trap is 35 processor cycles.

Example

This section describes an example of performance evaluation for a workload containing fifteen programs representative of 16-bit microprocessor applications. The programs are all written in C and run in normal compact mode under Zilog's ZEUS version of the UNIX* operating system. Table E-6 lists the programs in the workload, which includes five million executed instructions.

Table E-6. Program Workload Used for Z80,000 CPU Performance Evaluation

Program	Use		
C1	C compiler parser		
C2	C compiler code generator		
C3	C compiler optimizer		
C4	C compiler lister		
CPP	C compiler preprocessor		
DIFF	File comparison		
ED	Line editor		
GREP	Pattern searching		
LS	File directory listing		
NM	Load module name listing		
OD	Octal dumping of core images		
PR	Format for line printer		
SED	Stream editor		
SORT	Sorting		
VI	Screen editor		

*UNIX is a trademark of AT&T Bell Laboratories.
Zilog is licensed by AT&T Technologies, Inc.

In order to calculate the frequencies of the various delay components, the programs were interpreted by a software simulator for the CPU's instruction set. The performance was then determined for systems composed of a 12 MHz CPU and each of three different memories that varied in their data path size and support for burst transfers.

The execution delay for the workload was determined from the frequency distribution of instruction. Table E-7 shows the ten most commonly executed instructions and their frequencies as a percentage of total instructions. The average execution delay is 1.8 processor cycles per instruction.

Table E-7. Most Commonly Executed Instructions

Instruction				
0pcode	Addressing Mode	Frequency (percent)		
JR	RA	19.0		
LD(register)	R	10.7		
INC	R	7.9		
CP(register)	IM	4.7		
LD(register)	X	4.4		
LDB(register)	IR	4.1		
DEC	R	3.3		
EXTSB	R	3.2		
LD(memory)	X	2.1		
LD(memory)	IR	2.0		

The average pipeline delay per instruction is 0.3 processor cycle. A register interlock occurs for 11% of instructions, causing 0.19 processor cycle delay, and a cache reference interlock occurs for 6% of instructions, causing 0.11 processor cycle delay.

Addressing delays are 0.03 processor cycles per instruction. These delays result almost entirely from branches to unaligned two-word instructions, because the compiler positions operands at aligned addresses and page-crossings rarely occur during sequential instruction processing.

In calculating memory delays, three memory systems were considered. The first memory has a 16-bit data path, a cycle time of 2 processor cycles for read and 3 processor cycles for write and no burst transfers. The second and third memories have 32-bit data paths and cycle times of 2 processor cycles for read and 3 processor cycles for write, but the third supports burst transfers whereas the

second does not. All three systems use a bus clock scaled by a factor of 2 from the CPU's clock.

To determine the average delay caused by cache misses it is useful to compute the average number of misses per instruction, μ . To calculate μ , it is necessary to know the cache hit ratio (h), which is the fraction of fetched words that are located in the cache, and the average number of fetched words per instruction. For this workload, an average of 1.4 instruction words and 0.3 operand word are fetched per instruction. Therefore, the average number of cache misses per instruction is given by μ = 1.7 (1-h), and the average delay per instruction due to cache misses is 2μ . The values of cache hit ratio, misses per instruction, and delays per instruction are shown in Table E-8.

Table E-8. Cache and TLB Miss Delays

Memory System

16-Bit

32-Bit 32-Bit

No Burst No Burst Burst

Cache Pe	rformand	e	
Hit ratio	0.62	0.75	0.88
Misses per instruction	0.65	0.42	0.21
Delay per instruction	1.3	0.84	0.42
TLB Per	formance)	
Hit Ratio	0.99	0.99	0.99
Misses per instruction	0.02	0.02	0.02
Delay per instruction	0.57	0.46	0.46

Calculating the average delay caused by TLB misses is similar to cache misses, as described above, but operand stores as well as fetches can cause TLB misses. This is because the physical frame address in the page table entry is needed to store an operand. On an average, 0.15 operand word is stored per instruction. The delay to service a TLB miss for two-level translation tables can be derived from the formulae previously given in the section on memory delays: 31 processor cycles with the 16-bit memory and 25 processor cycles with the 32-bit memory. The values of TLB hit ratio, misses per instruction, and delays per instruction are shown in Table E-8.

In addition, the delay caused by bus contention amounts to 0.2 processor cycle per instruction for all of the memory systems. In general, a 32-bit memory would exhibit less bus contention than a 16-bit memory, but the memory systems show negligible difference in bus contention for this workload, which makes little use of longword operands. (Fewer than 2% of memory operands are longwords.)

The performance of a 25 MHz CPU with each of the three memory systems is calculated by adding the various delay components. The results, summarized in Table E-9 show the performance ranges from 3.1 to 5.0 million instructions per second (MIPS). For short sequences of instructions executed repeatedly, it is possible to approach the maximum performance of 12.5 MIPS.

Table E-9. Processing Performance

Memory System	Performance (MIPS)*	$T_{I} = T_{E} + T_{P} + T_{A} + T_{M}$ Processor Cycles Per Instruction
16-bit no-burst	3.1	4.0 = 1.8 + 0.3 + 0.0 + 1.9
32-bit no burst	3.7	3.4 = 1.8 + 0.3 + 0.0 + 1.3
32-bit burst 32-bit burst,	4.2	3.0 = 1.8 + 0.3 + 0.0 + 0.90
no translation	5.0	2.5 = 1.8 + 0.3 + 0.0 + 0.4

^{*} The analysis used in calculating the performance is conservative; the delays are independently calculated, but in practice the delays may often overlap. Consequently the actual performance may be better than the values shown in the table.

Zilog

Glossary

access protection: A function of memory management that controls read, write and execute access to memory locations, protecting proprietary or operating system memory areas from tampering by unauthorized users. The CPU uses the protection (PROT) field to determine access rights for a page or segment.

access protection violation: An incorrect or forbidden attempt to access a memory location; for example, an attempt to write to a read-only page. An access violation causes the CPU to generate an Address Translation trap.

activation record: A data structure containing the local storage, saved register contents, and exception handler address associated with the invocation of a procedure. Activation records are stored on the processor stack in a linked list. An activation record is allocated when the Enter instruction is executed at the beginning of a procedure. The record is released when the Exit instruction is executed at the end of a procedure.

addressing mode: The way in which the location of an operand is specified. There are nine addressing modes: Register, Immediate, Indirect Register, Direct Address, Index, Base Address, Base Index, Relative Address, and Relative Index.

address tag: The portion of certain associative memories that is compared against a referenced address to determine whether the matching value is found. The address tag for a Translation Lookaside Buffer entry is the logical page address; the address tag for a cache block is the physical memory address.

address translation: The process of mapping logical addresses into physical addresses.

Address Translation trap: An exception that occurs during address translation when either an access protection violation or an invalid table entry is detected. The instruction being executed is suspended, and the PC, FCW, identifier word, and the logical address that caused the trap are saved on the system stack.

aligned address: An address that is a multiple of an operand's size in bytes. Aligned word addresses are a multiple of two; aligned longword addresses are a multiple of four.

associative memory: A memory in which data is accessed by specifying a value rather than a location. The Translation Lookaside Buffer and cache are associative memories.

autodecrement: The operation of decrementing an address in a register by the operand's size in bytes. The decrement amount is one for byte operands, two for word operands, and four for longword operands.

autoincrement: The operation of incrementing an address in a register by the operand's size in bytes. The increment amount is one for byte operands, two for word operands, and four for longword operands.

base address: The address used, along with an index and/or displacement value, to calculate the effective address of an operand. The base address is located in a general-purpose register, the Program Counter, or the instruction.

Base Address (BA) addressing mode: In this mode, the displacement in the instruction is added to the contents of the base register to obtain the effective address.

Base Index (BX) addressing mode: In this mode, the contents of the base register and index register are added to the displacement in the instruction to obtain the effective address.

bit field: One to thirty-two contiguous bits that can cross byte boundaries. A bit field is specified by its byte origin, its bit position from the origin, and its size in bits. The instruction set allows bit fields to be extracted from a longword and inserted into a longword.

burst transaction: The transfer of several consecutive items of data (either words or longwords) in one memory transaction.

bus error: An exception that occurs when external hardware identifies an irrecoverable error during a data transfer on the external interface.

bus master: The device in control of the bus.

bus retry: A response to a data transfer transaction that indicates the transaction must be tried again because of some transient error condition.

byte: A data item containing 8 contiguous bits. A byte is the basic data unit for addressing memory and peripherals.

cache: An on-chip buffer that automatically stores copies of recently used memory locations (both instructions and data), allowing fast access on memory fetches.

compact mode: A mode of address representation, usually used for applications with small memory requirements, in which 16-bit addresses are manipulated; address calculations involve all 16 bits. The logical address is extended to 32 bits by concatenating the 16 most-significant bits of the Program Counter.

completion: An instruction ending in which the current instruction has been completely executed. This is the normal instruction ending, but exceptions can cause a different ending.

coprocessor: A processor, such as a Z8070 Arithmetic Processing Unit, that works synchronously with the CPU to execute a single instruction stream using the Extended Processing Architecture (EPA).

Direct Address (DA) addressing mode: In this mode, the effective address is contained in the instruction.

displacement: A constant value located in the instruction that is used for calculating the effective address of an operand.

dynamic operation: A bit manipulation operation in which the source operand is located in a register and therefore its value is changeable.

effective address: The logical memory address of an operand, calculated by adding the base address, an optional index value, and an optional displacement.

EPU internal operation: An EPU-handled operation that controls EPU operations but does not transfer data.

exception: A condition or event that alters the usual flow of instruction processing. The Z80,000 CPU supports four types of exception: reset, bus error, interrupts, and traps. When an exception occurs, the CPU saves the Program Status on the system stack and fetches a new Program Status from the Program Status Area.

exception processing state: A CPU operating state that results when an exception occurs, during which the CPU stores values from the Program Status registers to memory, and fetches values from memory for the Program Status registers.

execute access: The type of memory access used by the CPU for fetching instructions and immediate mode operands.

Extended Addressing Mode (EAM): An addressing mode in which one or more extension words follow the opcode. In compact mode, EAMs are Direct Address and Index. In segmented or linear mode, EAMs are Direct Address, Index, Base Address, Base Index, Relative Address and Relative Index.

Extended Processing Architecture (EPA): A CPU facility controlled by the EPA bit in the Flag and Control Word that allows the operations defined in the architecture to be extended by hardware or software. If enabled, the CPU transfers EPA instructions to an Extended Processing Unit (EPU) for execution; if disabled, the CPU traps EPA instructions for software emulation.

Extended Processing Unit (EPU): An external device, such as a Z8070 APU, that handles Extended Processing Architecture instructions (such as floating-point arithmetic).

Flag and Control Word (FCW) register: One of the two Program Status registers, a 16-bit register that contains the flags and bits that control the operation of the CPU.

flyby transaction: A transaction controlled by the bus master, but in which another device transfers data to the responding device.

frame: A 1K-byte physical memory unit used by the memory management mechanism to map 1K-byte logical memory pages. A frame is specified by the 22 most-significant bits of the physical address.

Frame Pointer (FP): The register that points to the current activation record on the stack. In compact mode, the FP is a word register, R14; in segmented or linear mode, a longword register, RR12. **general-purpose registers:** The 16 versatile registers that can be used as data accumulators, index values, or memory pointers.

global bus: A bus shared by tightly-coupled, multiple CPUs; the bus master is chosen by an external arbiter device.

halted state: A CPU operating state that results when a Halt instruction is executed or a bus error exception occurs during exception processing.

Hardware Interface Control register (HICR): The 32-bit special-purpose register that specifies certain characteristics of the hardware configuration incorporating the CPU, such as bus speed, memory data path width, and number of wait states.

hit: A hit occurs when an associative memory is searched for a value and a match is found.

identifier word: A 16-bit code saved on the system stack during exception processing that provides information about the cause of the exception.

Immediate (IM) addressing mode: In this mode, the operand is contained in the instruction.

index: A value located in a register used for calculating the effective address of an operand. The index value usually specifies the calculated offset of an operand from the origin of an array or other data structure.

Index (X) addressing mode: In this mode, the contents of an index register are added to a base address contained in the instruction to obtain the effective address.

Indirect Register (IR) addressing mode: In this
mode, the effective address is contained in a
register.

instruction executing state: A CPU operating
state in which the CPU executes instructions.

interrupt: An asynchronous exception that occurs when the $\overline{\text{NMI}}$, $\overline{\text{VI}}$, or $\overline{\text{NVI}}$ line is activated, usually when a peripheral device needs attention.

invalid table entry: A cause of an Address Translation trap that is detected during address translation if the CPU fetches a translation table entry with a Valid bit of O.

large segment: In the segmented mode, one of the 128 segments in the upper half of the memory address space. Segments are 16M bytes in size or smaller.

least recently used (LRU): The CPU records the order of use for Translation Lookaside Buffer entries and cache blocks. When a TLB miss or cache tag miss occurs, the CPU replaces the least recently used entry or block.

length counter: A register that contains the value that is the length of a block or string of data that is manipulated by instructions.

linear mode: A mode of address representation in which 32-bit addresses are manipulated, providing uniform and unstructured access to the 4G bytes of memory. Address calculations involve all 32 bits.

local bus: The bus controlled by the CPU and shared with slave processors.

logical address: The address manipulated by the program. The memory management mechanism translates logical addresses to physical addresses.

longword: A data item containing 32 contiguous bits.

loosely-coupled CPUs: CPUs that execute independent instruction streams and communicate through a multi-ported peripheral, such as a Z8038 FIO I/O interface unit.

memory management: The process of translating logical addresses into physical addresses, plus certain protection functions. In the Z80,000 CPU, memory management is integrated into the chip.

memory-mapped I/O: A memory management feature that allows logical memory addresses to be mapped to physical I/O addresses. Memory mapped I/O provides protected access by application programs to peripherals.

wiss: A miss occurs when an associative memory is searched for a value and no match is found.

nonmaskable interrupt: The highest priority
interrupt; cannot be disabled.

nonvectored interrupt: The lowest priority
interrupt, which does not use an identifier word
as a vector to an interrupt service routine; can
be disabled.

normal mode: A CPU mode of operation, generally used for application programs, in which the $\mathrm{S/N}$ flag in the FCW is 0. In this mode, the CPU cannot execute privileged instructions or access protected memory locations.

Normal Stack Pointer (NSP): The Stack Pointer used while the CPU is in normal mode. System mode programs can access the NSP with the Load Control instruction.

overflow stack: The stack used for saving the
Program Status, identifier word, and exception
parameters when an address translation exception
occurs during exception processing.

Overflow Stack Pointer (OSP): The 32-bit register that contains the physical address of the overflow stack.

page: A 1K-byte logical memory unit mapped by the memory management mechanism to a 1K-byte physical memory frame. A page is specified by the 22 most-significant bits of the logical address.

page table: The third level of translation tables, containing the physical frame address used during address translation.

paged translation: A method of address translation in which the logical and physical address spaces are divided into fixed, equal-sized units called pages and frames, respectively. During address translation, a logical page is mapped to an arbitrary physical frame.

partial completion: An instruction ending in which the execution of an interruptible instruction is disrupted before completion by a trap or interrupt.

physical address: The 32-bit address required for accessing memory and peripherals, obtained by the CPU's address translation hardware.

pipeline: A computer design technique in which an instruction is executed in a sequence of stages by different functional units. The functional units can be operating on several different instructions simultaneously, similar to an automobile assembly line.

prefetching: Ability of the CPU to fetch an instruction or operand before the previous instructions have been completed.

privileged instruction: An instruction that performs I/O operations, accesses control registers, or performs some other operating system function. Privileged instructions execute in system mode only.

Program Counter (PC): One of the two Program Status registers, a 32-bit register that contains the address of the current instruction. **Program Status registers:** The two registers (Program Counter and Flag and Control Word) that contain the Program Status. The Program Status is automatically saved during exception processing.

Program Status Area (PSA): The area in memory reserved for storing the Program Status of the interrupt and trap service routines.

Program Status Area Pointer (PSAP): The 32-bit register that contains the physical, base address of the Program Status Area.

protection: See access protection.

protection (PROT) field: A 4-bit field contained in the translation table descriptor registers and translation table entries that specifies access protection information for a logical address during address translation.

quadword: A data item containing 64 contiguous bits.

read access: The type of memory access used by the CPU for fetching data operands other than those specified by Immediate mode.

Register (R) addressing mode: In this mode, the operand is in a general-purpose register.

Relative Address (RA) addressing mode: In this mode, the displacement in the instruction is added to the contents of the Program Counter to obtain the effective address.

Relative Index (RX) addressing mode: In this mode, the contents of the Program Counter and index register are added to the displacement in the instruction to obtain the effective address.

relocation: The process of mapping a logical address to a different physical address, so that multiple processes can use the same logical address for distinct physical memory locations.

reset: A CPU operating state or exception that results when a reset request is signaled on the $\overline{\text{RESET}}$ line. A reset initializes the Program Status registers.

responder: The device to which bus transactions transfer data.

 ${\bf result}$ ${\bf register:}$ The register that holds the result of an operation.

segmented mode: A mode of address representation that supports either 64K- or 16M-byte segments with 32-bit addresses. The most-significant address bit selects either a 15-bit segment number with 16-bit offset, or a 7-bit segment number with 24-bit offset. Calculations affect only the offset and not the segment number.

self-modifying program: A program that stores to a location from which a subsequent instruction is fetched.

slave processor: A processor, such as a Direct Memory Access transfer controller, that performs dedicated functions asynchronously to the CPU.

small segment: In the segmented mode, one of the 32,768 segments in the lower half of the memory address space. Segments are 64K bytes or smaller.

spatial locality: The characteristic of program
behavior whereby consecutive memory references
often apply to closely located addresses.

special-purpose control registers: Nine registers
used for system configuration, memory management,
Program Status, and CPU control.

Stack Pointer (SP): A general-purpose register indicating the top (lowest address) of the processor stack used by Call, Enter, Exit, and Return instructions for linking procedures. The SP is a word register, R15, in compact mode, and a longword register, RR14, in linear or segmented mode. Normal and system modes of operation use separate stack pointers, the Normal Stack Pointer (NSP) and System Stack Pointer (SSP).

static operation: A bit manipulation operation in which the source operand is an immediate value and is therefore fixed (static).

suspension: An instruction ending in which the the current instruction has not been completed because a trap is detected during instruction execution. The instruction can be completed by eliminating the cause of the trap and starting the instruction again.

suspension with PC modification: An instruction ending similar to suspension, but the Program Counter saved on the system stack during exception processing must be decremented by two before starting the instruction again.

System Configuration Control Longword register (SCCL): The 32-bit special-purpose register that contains control bits for address translation, cache, and exception processing.

system mode: A CPU mode of operation, used for operating system functions, in which the $5/\overline{N}$ flag in the FCW is 1. In this mode, the CPU can executed privileged (and all other) instructions.

System Stack Pointer (SSP): The Stack Pointer used while the CPU is in system mode. Normal mode programs cannot access the SSP.

tag hit: On a memory reference, a tag hit occurs when the cache address tags are searched for the referenced address and a match is found.

tag miss: On a memory reference, a tag miss occurs when the cache address tags are searched for the referenced address and no match is found.

temporal locality: The characteristic of program behavior whereby memory references often apply to a location that has been referred to recently.

termination: An instruction ending in which the current instruction has not been completed and it is not possible to complete the instruction by starting it again.

tightly-coupled CPUs: CPUs that execute independent instruction streams and communicate through shared memory on a common (global) bus.

Translation Looksside Buffer (TLB): An on-chip memory that automatically stores translation information for the most recently used memory pages.

translation table: One of three levels of tables selected by the page descriptor registers during address translation. Each level corresponds to a field in the logical page address.

translation table descriptor register: One of four registers that contain the physical addresses of the translation tables used by the memory management mechanism during address translation.

translation table entry: An entry in one of the three levels of translation tables. Entries in the first two levels point to another level table. Entries in the third level (page table) contain the physical frame address used during translation.

trap: An exception that occurs when certain conditions, such as an access protection violation, are detected during execution of an instruction.

unaligned address: An address that is not a multiple of an operand's size in bytes. Odd addresses are unaligned for words and longwords; even addresses that are not multiples of four are unaligned for longwords.

vactored interrupt: An interrupt that uses the low-order byte of the identifier word as a vector to an interrupt service routine; can be disabled.

virtual memory: A memory management technique in which the system's logical memory address space is not necessarily the same as, and can be much larger than, the available physical memory. word: A data item containing sixteen contiguous bits.

word hit: On a memory reference to the cache, a tag hit occurs and a valid copy of the word is stored in the cache.

word miss: On a memory reference to the cache, a tag hit occurs but a valid copy of the word is not stored in the cache.

write access: The type of memory access used by the CPU for storing data operands.

Zilog Zilog

Index

	IIIUGX
-A-	Bus request protocol, 8:24
	Bus retry, 8:21
Access protection, 1:2, 4:8	Bus timing, 8:6-7
Address calculations, 5:1,3	Bus transaction response, 8:8
Addressing delays, E:15	Bus transactions, 8:7-21
Addressing modes, 4–14, 5:2	Burst Memory Read and Write transaction, 8:10-11
Base Address (BA), 5:6,10	CPU-EPU Data transactions, 8:17-18
Base Index (BX), 5:6,11	CPU-EPU Instruction transactions, 8:16
Direct Address (DA), 5:5,8	CPU-Memory transactions, 8:8-12
Extended, 5:14	EPU-Memory transactions, 8:18-19
Immediate (IM), 5:4,8	EPU transactions, 8:13-15
Index (X), 5:5,9	Input/Output transactions, 8:12-13
Indirect Register (IR), 5:4,8	Interlocked Memory transactions, 8:11-12
Relative Address (RA), 5:7,12	Single Memory Read and Write transactions,
Relative Index (RX), 5:7,13	8:8-10
used in compact mode, 5:4-7	
used in segmented and linear modes, 5:7-12	•
Address representation, 1:1, 3:1-2	-C-
Compact mode, 1:1, 3:1-2	
Linear mode, 1:2, 3:1-2	Cache, 1:4, 8:3, C:1-3
Segmented mode, 1:1-2, 3:1-2	Compact mode, 1:1, 3:1-2, 6:13
Address spaces, 1:1, 4:1-3	Compatibility with Z8000 CPU, 1:6, A:1
Address translation, 1:2, 4:4	Condition codes, 6:9-10
Address Translation trap, 7:4	Conditional trap, 7:4
Architecture, 1:1	Coprocessor, 1:4, 8:2
Arithmetic instructions, 6:2-3	CPU Bus Request Protocol, 8:24
Assembler language syntax, 6:10-11	CPU Control instructions, 6:8-9
	CPU-EPU Data Read timing, 8:17
	CPU-EPU Data transactions, 8:17-18
-B-	CPU-EPU Data Write timing, 8:18
	CPU-EPU Instruction transactions, 8:16
Base Address (BA) addressing mode, 5:6,10	CPU-EPU Instruction Transfer timing, 8:16
Base Index (BX) addressing mode, 5:6,11	CPU internal organization, 1:5-6
Bit Field instructions, 6:5-6	CPU-Memory transactions, 8:8-12
Bit Manipulation instructions, 6:5	
Block diagram of Z80,000 CPU, 1:6	
Block Transfer and String Manipulation	- D-
instructions, 6:7	
Breakpoint trap, 7:4	Data formats, 2:1
Burst Memory Read and Write transaction, 8:10-11	Demand-paged virtual memory, 1:2
Burst Memory Read timing, 8:12	Direct Address (DA) addressing mode, 5:5,8
Burst Memory Write timing, 8:13	
Burst transfer protocol, 8:11	
Bus acknowledge, 8:22-24	-£-
Bus error, 7:4, 8:21	
Bus operations, 8:1	EPA, see Extended Processing Architecture
Bus request, 8:22-24	EPU-Memory Single Write timing, 8:19 EPU-Memory
Bus Request Acknowledge timing, 8:22	transactions, 8:18-19

-E- (Continued)

EPU transactions, 8:13-15
Exception handlers, 7:7
Exception processing delays, E:19-20
Exceptions, 1:3, 7:3-9
Bus error, 7:4
Interrupts, 7:4
Priority of, 7:8-9
Reset, 7:3
Iraps, 7:4,5
Execution time, E:3
Extended addressing modes, 5:14, 6:13
Extended Instructions, 6:9
Extended Instruction trap, 7:4
Extended Processing Architecture (EPA), 1:3,4
External interface, 1:4, 8:1-27

Interlocked Memory transactions, 8:11-12
Internal Operation and Halt timing, 8:21
Internal Operation and Halt transactions, 8:21
Interrupt Request/Acknowledge timing, 8:20
Interrupt Request and Acknowledge, 8:20-21
Interrupts, 1:3, 7:4
Non-maskable, 1:3
Non-vectored, 1:3

Vectored, 1:3 I/O Read timing, 8:14

Descriptions and formats, 6:16-214 Extended Instructions, 6:9 Flags and condition codes, 6:9-10 Input/Output instructions, 6:8

Load and Exchange instructions, 6:1-2

Program Control instructions, 6:4-5

Integer Arithmetic Error trap, 7:4

Notation and binary encoding used in, 6:10-12

Logical instructions, 6:3-4

-F-

Flag and Control Word register, 1:1, 2:2-3 Flags, 6:9-10 Floating-point operations, 1:3 Flyby transactions, 8:1 Frame pointer, 1:1, 2:2

-G-

General-purpose register file, 2:1-2 Global Bus Request timing, 8:23

-H-

Hardware Interface Control register (HICR), 2:4, 8:5-6

-I-

Immediate (IM) addressing mode, 5:4,8
Index (X) addressing mode, 5:5,9
Indirect Register (IR) addressing mode, 5:4,8
Input/Output instructions, 6:8
Instruction execution, 7:2-3
Instruction format, 6:12
Instruction Set, 6:16-214
Arithmetic instructions, 6:2-3
Bit Field instructions, 6:5-6
Bit Manipulation instructions, 6:5
Block Transfer and String Manipulation instructions, 6:7
CPU Control instructions, 6:8-9

-L-

Linear mode, 1:2, 3:1-2, 6:13-15
Load and Exchange instructions, 6:1-2
Local Bus Request Acknowledge timing, 8:22
Logical instructions, 6:3-4
Logical I/O address spaces, 4:3
Logical memory address spaces, 4:1
Loosely-coupled multiple CPU, 1:5

-M-

Memory delays, E:15-18
Memory management, 1:2, 4:3
Memory-mapped I/O, B:1
Multiprocessor Configurations, 1:4, 8:2
Coprocessor, 1:4 Slave processor, 1:5
Tightly-coupled multiple CPUs, 1:5
Loosely-coupled multiple CPUs, 1:5

-N-

Non-maskable interrupts, 7:4 Non-vectored interrupts, 7:4 Normal mode, 1:3, 3:2-3 Normal Stack Pointer, 2:3, 3:2

-0-

Odd PC trap, 7:5 Operating states, 7:1 Overflow Stack Pointer (OSP), 2:4 ₽-

Physical address space, 4:3
Pin Functions, 8:3-4
Pipeline delays, E:3-4
Pipelined instruction execution, 7:3
Privileged Instruction trap, 7:4
Program Control instructions, 6:4-5
Program Counter, 1:1, 2:3
Program Status, 7:5-7
Program Status Area Pointer (PSAP), 2:3
Program Status registers, 1:1, 2:2-3
Program Counter, 1:1, 2:3
Flag and Control Word register, 1:1, 2:2-3

-R-

Register (R) addressing mode, 5:4,7
Relative Address (RA) addressing mode, 5:7,12
Relative Index (RX) addressing mode, 5:7.13
Reserved control bits, 2:4
Reset, 8:26-27

-S-

Segmented mode, 1:1-2, 3:1-2, 6:13-15
Single Memory Read and Write transactions, 8:8-10
Single Memory Read timing, 8:8-9
Single Memory Write timing, 8:10
Slave processor, 1:5, 8:2
Special-purpose control registers, 2:3
Stack Pointer, 1:1, 2:2
System Call trap, 7:4
System Configuration Control Longword, 2:4
System mode, 1:3, 3:2-3
System Stack Pointer, 3:2

-T-

Table entry formats, 4:7
Tightly-coupled multiple CPU, 1:5
Timing formulae, Appendix E
TLB, see Translation Lookaside Buffer
Trace trap, 7:5
Translation Lookaside Buffer (TLB), 1:2, 4:4-5
Translation Table Descriptor registers, 2:4
Traps, 7:4-5
Address Translation trap, 7:4
Breakpoint trap, 7:4
Conditional trap, 7:4
Extended Instruction trap, 7:4
Integer Arithmetic Error trap, 7:4
Odd PC trap, 7:5
Privileged Instruction trap, 7:4

-U-

Unimplemented Instruction trap, 7:5

Unimplemented Instruction trap, 7:5

-Y-

Vectored interrupts, 7:4

System Call trap, 7:4

Trace trap, 7:5

-Z-

Z8000 CPU, compatibility with, 1:6, A:1 Z8070 Arithmetic Processing Unit, 1:3 Z80,000 CPU block diagram, 1:6

Zilog

READER COMMENTS

Your comments concerning this publication are important to us. Please take the time to complete this questionnaire and return it to Zilog.

Title of Publication:
Document Number:
Your Hardware Model and Memory Size:
Describe your likes/dislikes concerning this document:
Technical Information:
Supporting Diagrams:
Ease of Use:
Your Name:
Company and Address:
Your Position/Department:



No Postage Necessary If Mailed In The United States

BUSINESS REPLY MAIL

FIRST CLASS PERMIT NO. 35, CAMPBELL, CA.

POSTAGE WILL BE PAID BY:

Zilog

1315 Dell Ave. Campbell, California 95008 **ATTENTION:** Corporate Publications



Zilog Sales Offices and Technical Centers

West

Sales & Technical Center Zilog, Incorporated 10340 Bubb Road Cupertino. CA 95014 Phone: (408) 370-8120 (408) 370-8122 (G/S) TWX. 910-338-2296 FAX: (408) 370-8016

Sales & Technical Center Zilog, Incorporated 15643 Sherman Way Suite 430 Van Nuys, CA 91406 Phone: (213) 989-7485 TWX: 910-495-1765

Sales & Technical Center Zilog. Incorporated 125 Baker Ave. Suite 180 Costa Mesa. CA 92626 Phone: (714) 261-1281

Sales & Technical Center Zilog, Incorporated 1750 112th Ave. N.E. Suite D161 Bellevue. WA 98004 Phone: (206) 454-5597

Technical Center Zilog, Incorporated 2885 Aurora Ave. Suite 23 Boulder, CO 80303 Phone: (303) 440-3971

Midwest

Sales & Technical Center Zilog, Incorporated 951 North Pium Grove Road Suite F Schaumburg, IL 60195 Phone: (312) 885-8080 TWX: 910-291-1064

Technical Center Zilog, Incorporated 7101 York Ave., South Edina, MN 55435 Phone: (612) 921-3369

Sales & Technical Center Zilog, Incorporated 28349 Chagrin Blvd. Suite 109 Woodmere. OH 44122 Phone: (216) 831-7040 FAX: 216-831-2957

South

Sales & Technical Center Zilog, Incorporated 4851 Keller Springs Road. Suite 211 Dallas, TX 75248 Phone: (214) 931-9090 TWX: 910-860-5850

Technical Center Zilog. Incorporated 7113 Burnet Rd. Suite 207 Austin. TX 78757 Phone. (512) 453-3216

East

Sales & Technical Center Zilog, Incorporated Corporate Place 99 South Bedford St. Burlington, MA 01803 Phone: (617) 273-4222 TWX: 710-332-1726

Sales & Technical Center Zilog. Incorporated 240 Cedar Knolls Rd. Cedar Knolls, NJ 07927 Phone: (201) 540-1671

Technical Center Plaza Office Center Suite 412 Route 73 and Fellowship Rd. Mt. Laurel, NJ 08054 Phone: (609) 778-8070

Technical Center Zilog. Incorporated 3300 Buckeye Rd. Suite 401 Atlanta, GA 30341 Phone: (404) 451-8425

Sales & Technical Center Zilog, Incorporated 1301 Seminole Blvd. Suite 103 Largo, FL 33540 Phone: (813) 585-2533 TWX: 810-866-9740

United Kingdom

Zilog (U.K.) Limited Zilog House 43-53 Moorbridge Road Maidenhead Berkshire, SL6 8PL England Phone. 0628-39200 Telex: 848609

France

Zilog, Incorporated Cedex 31 92098 Paris La Defense France Phone: (1) 334-60-09 TWX: 611445F

West Germany

Zilog GmbH Eschenstrasse 8 D-8028 TAUFKIRCHEN Munich, West Germany Phone: 89-612-6046 Telex: 529110 Zilog d.

Japan

Zilog, Japan K.K. Konparu Bldg. 5F 2-8 Akasaka 4-Chome Minato-Ku, Tokyo 107 Japan Phone: (81) (03) 587-0528 Telex: 2422024 A/B: Zilog J

Hong Kong

Zilog Asia Ltd. 22-26 Austin Ave. Room 1009 Austin Tower Tsimshatsui Kowloon Hong Kong Phone: (852) (3) 723-8979 Telex: 52102 ZILOG HK

Zilog, Inc. 1315 Dell Ave., Campbell, California 95008

Telephone (408)370-8000 TWX 910-338-7621

03-8225-01

Printed in USA